FI RST MGPA V2 TEST RESULTS wit h I PNL SETUP And MGPA V2 TEST - - PowerPoint PPT Presentation

fi rst mgpa v2 test results wit h i pnl setup and mgpa v2
SMART_READER_LITE
LIVE PREVIEW

FI RST MGPA V2 TEST RESULTS wit h I PNL SETUP And MGPA V2 TEST - - PowerPoint PPT Presentation

FI RST MGPA V2 TEST RESULTS wit h I PNL SETUP And MGPA V2 TEST PRODUCTI ON R. Della-Negra, M. Dupanloup, J . Fay, S. Gascon, H. El Mamouni, B. I lle, H. Mat hez 1 CMS FRANCE MAI 2004 h. mathez MGPA V2 TEST SETUP (0) Dif f


slide-1
SLIDE 1

CMS FRANCE MAI 2004 h. mathez 1

FI RST MGPA V2 TEST RESULTS wit h I PNL SETUP And MGPA V2 TEST PRODUCTI ON

  • R. Della-Negra, M. Dupanloup, J . Fay, S. Gascon, H. El Mamouni, B. I lle, H. Mat hez
slide-2
SLIDE 2

CMS FRANCE MAI 2004 h. mathez 2

MGPA V2 TEST SETUP (0)

MGPA V2 test board I 2C

Scope or CSA803

PC Labview PicoPulse Gen Trigger 3 Gains

50Ω input

Bessel Filt er 30 ns

Data

± 40 V in 400 ps

Cinj = 1. 0 pF Calibrat ed

Dif f erent ial t o single ended 50Ω out put

slide-3
SLIDE 3

CMS FRANCE MAI 2004 h. mathez 3

MGPA V2 TEST SETUP (1)

ARI ES SOCKET

slide-4
SLIDE 4

CMS FRANCE MAI 2004 h. mathez 4

Q=40pC, Gain X1 Rs1 = 3.3 Ohms Rs2 = 4.7 Ohms

X1

Rs1 = 10 Ohms Rs2 = 10 Ohms

FEW PLOTS (0)

slide-5
SLIDE 5

CMS FRANCE MAI 2004 h. mathez 5

Qin = 4.5pC Rs1,2 = 10 Ohms Af t er Reset , I 2C = 64 Pkt X1 ≈ 50ns Pkt X6 ≈ 50ns Pkt X12 ≈ 50ns Pkt PA ≈ 25ns

X1 X6 X12 PA

FEW PLOTS (1)

slide-6
SLIDE 6

CMS FRANCE MAI 2004 h. mathez 6

X12 p X12 m PA

Qin = 4.5pC Rs1,2 = 10 Ohms Af t er Reset I 2C = 64 X1 plus and minus out put Base line are :

  • 799.2 mV = 0.8 V (ADC input )
  • 1488.8 mV <

1.7 V (ADC input )

FEW PLOTS (2)

slide-7
SLIDE 7

CMS FRANCE MAI 2004 h. mathez 7

X1 p X1 m PA

FEW PLOTS (3)

Qin = 40pC Rs1,2 = 10 Ohms Af t er Reset I 2C = 64 X1 plus and minus out put Base line are :

  • 670 mV <

0.8 V (ADC input )

  • 1527 mV <

1.7 V (ADC input )

slide-8
SLIDE 8

CMS FRANCE MAI 2004 h. mathez 8

FEW PLOTS (4) Peaking Time Gain X1 and X6

slide-9
SLIDE 9

CMS FRANCE MAI 2004 h. mathez 9

FEW PLOTS (5) Power Supplies 573 mW

slide-10
SLIDE 10

CMS FRANCE MAI 2004 h. mathez 10

PRELI MI NARY YI ELD Chips t est ed :133 Bad chips : 7 YI ELD ~ 95%

slide-11
SLIDE 11

CMS FRANCE MAI 2004 h. mathez 11

MECHANI CAL PROBLEMS (0)

Socket : wit h microst rip, same t echnology as previous (FPPA) package EDQUAD 52 pins ASAT

New problems with Aries socket and ASAT TQFP100 package

  • The socket was t est ed wit h At lant ic package at ARI ES house :

Some devices present an excess of plast ic in t he corners Some small chips goes under t he microst rip : no elect rical cont act , t he MGPA does not work ! Microst rips could be t wist ed due t o t his small chips, t he MGPA does not work !

NO problems

Solutions

  • Very caref ully clean up t he PCB and t he socket
slide-12
SLIDE 12

CMS FRANCE MAI 2004 h. mathez 12

MECHANI CAL PROBLEMS (1) Microst rip

slide-13
SLIDE 13

CMS FRANCE MAI 2004 h. mathez 13

MGPA V2 TEST PRODUCTI ON

slide-14
SLIDE 14

CMS FRANCE MAI 2004 h. mathez 14

MGPA V2 TESTI NG PRODUCTI ON REQUI REMENTS St art t est ing product ion : middle of Sept ember (if product ion st art s on middle of j une)

PARAMETER MEASUREMENTS TO BE DONE DC power supply

Current

I2C register

Internal Default Value (64) after reset

Scan Chain Functionality

Put some logic input to several values and clock them

Offset Current Generation I2C register 3 I2C values must be tested

Base line on 3 differentials gains amplifiers

Calibration Pulse Generator 3 I2C values which represents 3 different charge injection

(with lookup table values) Output amplitude on 3 differentials gains amplifiers

Qin = 4.5 pC

Rise and Fall Time and peak amplitude on G12 differential gain amplifier

Qin = 8 pC

Rise and Fall Time and peak amplitude on G6 differential gain amplifier

Qin = 50 pC

Rise and Fall Time and peak amplitude on G1 differential gain amplifier

Noise

RMS output amplitude on G12 differential gain amplifier

slide-15
SLIDE 15

CMS FRANCE MAI 2004 h. mathez 15

TESTI NG HOUSES SUM UP (0)

MICROTEC ASAT EDGETEK TEST PROGRAM DEVELOPMENT € 15 500,00 ? € 12 000,00 HARDWARE DEVELOPMENT € 6 900,00 ? PRICE PER COMPONENT € 0,27 ? € 0,28 TIME PER COMPONENT [s] 10,00 ? TOTAL TIME [h] 361,11 ? TOTAL COST € 57 500,00 ? € 48 400,00 FORECAST TIME SCHEDULE after hardware dev 5/6 weeks >= 8 weeks Chip to be tested 130 000 130 000

slide-16
SLIDE 16

CMS FRANCE MAI 2004 h. mathez 16

  • ASAT Europe business cont act is current ly overloaded
  • Microt ec and Edget ek appear t o be very good candidat es

St rengt h Weakness Microt ec Edget ek

  • Experienced
  • Already used inside CERN
  • Flexibilit y ?
  • I N2P

3 part ner f or small quant it ies

  • French company
  • Flexibilit y f or cust om services
  • Price
  • Background f or high volume

product ion

TESTI NG HOUSES SUM UP (1) We would suggest t o give t o Microt ec t he MGPA product ion t est s

slide-17
SLIDE 17

CMS FRANCE MAI 2004 h. mathez 17

TESTI NG CONCLUSI ON (MEETI NG 10 MAY CERN)

Buf f er Test ing House : EDGETEK Forecast Schedule : 100 buf f ers f or J une 10t h 5000 buf f ers f or J uly 15t h MGPA Microt ec or Edget ek but we are wait ing t he Asat ’s answer Edget ek seems t o be t he best way t o t est t he MGPA Forecast Schedule : 1700 MGPA f or j uly 15t h St art t est ing product ion : middle of Sept ember