Evolutionary Optimization of Circuits www.cercia.ac.uk Thorsten - - PowerPoint PPT Presentation

evolutionary optimization of circuits
SMART_READER_LITE
LIVE PREVIEW

Evolutionary Optimization of Circuits www.cercia.ac.uk Thorsten - - PowerPoint PPT Presentation

Evolutionary Optimization of Circuits www.cercia.ac.uk Thorsten Schnier Cercia A cheery quote to start... www.cercia.ac.uk The future for EH-based digital circuit synthesis methods looks bleak. The truth is EH-based approaches simply


slide-1
SLIDE 1

www.cercia.ac.uk

Evolutionary Optimization of Circuits

Thorsten Schnier Cercia

slide-2
SLIDE 2

www.cercia.ac.uk

A cheery quote to start...

“The future for EH-based digital circuit synthesis methods looks bleak. The truth is EH-based approaches simply can’t stand up to existing design

  • methods. Evolving combinational and sequential

circuitry is never going to intrigue anyone... Consequently it is strongly recommended that EH practitioners abandon any further work on evolving combinational or sequential circuits”

Garrison W. Greenwood, WEAH '09 (Editor-in-Chief of IEEE TEC)

slide-3
SLIDE 3

www.cercia.ac.uk

What's Evolvable Hardware (EH)?

  • Design of hardware by means of evolutionary

computation

  • Analog circuits

– Amplifier, filters, oscillators,...

  • Digital circuits

– Sequential, combinatorial

  • 'Lower-level'

– Geometries, routing, placement, materials,...

  • 'Weird stuff'

– In-materio evolution

slide-4
SLIDE 4

www.cercia.ac.uk

What is Evolutionary Computation ?

  • Population based,

stochastic search algorithm

  • Intelligent way to do

trial-and-error

  • Survival of the fittest
  • Crossover and

mutation

slide-5
SLIDE 5

www.cercia.ac.uk

Success in Design Optimization

  • Many human-competitive solutions
  • Many patented results
  • Example: turbine blade design (Honda):
slide-6
SLIDE 6

www.cercia.ac.uk

Evolving Digital Circuits

  • Representation example: Cartesian GP
slide-7
SLIDE 7

www.cercia.ac.uk

Evolving Digital Circuits

  • Representation example: Cartesian GP

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

slide-8
SLIDE 8

www.cercia.ac.uk

Fitness Evaluation

  • Digital circuits in simulation:

– Just try all possible inputs – Count how many output bits are wrong

  • (you can do that in parallel)

– Mostly sequential logic only – Millions and 100s of Millions of evaluations....

  • Or: on the real hardware
slide-9
SLIDE 9

www.cercia.ac.uk

What can you do with it?

  • Evolve 4x4 bit multipliers
  • Machine learning

– Compression engines – Classifiers

  • Evolve Signal Processors

– Digital filters (e.g. for low coefficient sensitivity) – Linear transforms

slide-10
SLIDE 10

www.cercia.ac.uk

What's Wrong?

  • According to Greenwood

– EAs can't handle different levels of abstraction – EAs can't use pre-designed IP – EAs can't instantiate on-chip resources – EAs don't handle design constraints effectively – Scalability

slide-11
SLIDE 11

www.cercia.ac.uk

Should I give up ?

  • No way !

– Get better – Find niches where the competition is even worse...

slide-12
SLIDE 12

www.cercia.ac.uk

Better Fitness

  • No fitness gradient – integer fitness

– Deadly for EA performance – Neutral walk crucial – Is it even accurate?

  • Can we get additional information ?

– Are we getting closer to a correct circuit? – Internal states useful?

  • Pseudo-Quantum gates ?

– A little bit of 'or', a little bit of 'and'...

slide-13
SLIDE 13

www.cercia.ac.uk

Better Operators

  • Crossover pretty much useless

– Can we define an intelligent crossover?

  • Mutation completely random

– Likely to destroy useful structures – Can we define a better mutation?

  • Functionally-neutral mutations for optimization
  • Bias towards local connections helps sometimes
slide-14
SLIDE 14

www.cercia.ac.uk

Simplify the Problem

  • Divide and Conquer

– By outputs – By input – Much faster to evolve four 4-input circuits than one

6-input circuit

slide-15
SLIDE 15

www.cercia.ac.uk

Growth

  • Discovery of modularity

– A human would assemble a multi-input adder from

half-adders

– An EA usually wouldn't – We can push EA to do this by including

'development' in the representation, and evaluating for more and more inputs

slide-16
SLIDE 16

www.cercia.ac.uk

Incorporate Knowledge

  • Multi-Level design, design using IP

– Is there an optimization problem at higher levels? – Is there a fitness that I can use at higher levels?

slide-17
SLIDE 17

www.cercia.ac.uk

Find Niches

  • EvoComp is most competitive where there is no

perfect conventional way of doing things

– Approximations are used – Only part of the design space are used – There is room for improvement – Your designers require a cauldron, and a daily

ration of chicken feet...

slide-18
SLIDE 18

www.cercia.ac.uk

Optimization

  • The smallest known instances of (simple)

adders and multipliers have been generated using EH

  • Multi-Objective problems

– Exploration of tradeoff fronts (e.g. digital filters)

  • Post human-design optimization
slide-19
SLIDE 19

www.cercia.ac.uk

Fault-Tolerance

  • Redundancy relies on diversity
  • Is there a conventional design methodology for

diversity?

– EH can deliver diversity – EH can even deliver optimized diversity

slide-20
SLIDE 20

www.cercia.ac.uk

Evolved Circuit-pairs

slide-21
SLIDE 21

www.cercia.ac.uk

Unusual hardware

  • Adrian Thompson's frequency-discriminator-on-

a-FPGA

  • 'In-materio' evolution – e.g. using LCD,

wetware,...

  • Ternary logic?
  • Quantum logic?
slide-22
SLIDE 22

www.cercia.ac.uk

Repair and Callibration

  • Incomplete knowledge

– Solar Storm - Space radiation damaged FPGA –

can you repair it without knowing the exact faults?

– Production has tolerances – can you calibrate each

chip to increase yields (analog) ?

slide-23
SLIDE 23

www.cercia.ac.uk

EA on massively parallel hardware

  • Evolutionary algorithms parallelize easily

– Fitness evaluation in parallel – Island models with migration

  • Potential for implementation on FPGA (done),

GPU, Physics engines, …

  • Depends on application/fitness function
slide-24
SLIDE 24

www.cercia.ac.uk

Summary

  • Not a general replacement for traditional design

techniques

  • Potential for use in combination with traditional

design tools

  • Currently best for 'unusual' applications
  • Room for improvement