Evaluation of On-Chip Router Components in Spintronics Pierre - - PowerPoint PPT Presentation

evaluation of on chip router
SMART_READER_LITE
LIVE PREVIEW

Evaluation of On-Chip Router Components in Spintronics Pierre - - PowerPoint PPT Presentation

NOC Symposium, May 9th 2012, Lyngby, Denmark Modeling and Power Evaluation of On-Chip Router Components in Spintronics Pierre Schamberger & Zhonghai Lu Xianyang Jiang Meikang Qui Dept. of Electronics Systems, School for ICT Institute of


slide-1
SLIDE 1

Modeling and Power Evaluation of On-Chip Router Components in Spintronics

NOC Symposium, May 9th 2012, Lyngby, Denmark

Pierre Schamberger & Zhonghai Lu Xianyang Jiang Meikang Qui

  • Dept. of Electronics Systems, School for ICT

Institute of Microelectronics and IT

  • Dept. of ECE

KTH Royal Institute of Technology, Sweden Wuhan University, China University of Kentucky, USA

slide-2
SLIDE 2

Agenda

  • Spintronics
  • Motivation
  • Overview
  • Magnetic Tunnel Junction (MTJ)
  • Theory
  • Research status
  • Reading and Writing MTJs
  • Switching energy
  • Simulation model
  • Results for on-chip routers components
  • Buffers
  • Crossbars

Kungliga Tekniska Högskolan, Stockholm, Sweden

2

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

2012-05-09

slide-3
SLIDE 3

Spintronics & MTJ

Magnetic Tunnel Junction

slide-4
SLIDE 4

Spintronics ?

  • Motivations:
  • CMOS drawbacks
  • Static current
  • High dynamic current
  • Routers become essentials
  • Power consuming

Kungliga Tekniska Högskolan, Stockholm, Sweden

4

A new technology is required

  • Spintronics:
  • Tunneling effect
  • Spin and magnetic moment of the electron vs charge
  • Potential applications : Memory, Logic elements, …

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-5
SLIDE 5
  • Sandwich structure:
  • Ferromagnetic/Insulator/Ferromagnetic
  • 2 States:
  • Parallel & Anti-parallel (resp. 1 & 0)
  • 2 Resistances (High & Low)
  • Main parameter:
  • Tunnel Magnetoresistance Ratio (TMR)
  • Voltage dependency on the

resistance values

Kungliga Tekniska Högskolan, Stockholm, Sweden

5

𝑼𝑵𝑺 = 𝑺AP − 𝑺𝑸 𝑺𝑸

Magnetic Tunnel Junction (MTJ)

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(1) (0)

slide-6
SLIDE 6
  • TMR up to 600%
  • Material:
  • Amorphous AlO barrier
  • MgO crystal barrier
  • Main parameters:
  • Thickness of the free layer
  • Thickness of the insulated layer

Kungliga Tekniska Högskolan, Stockholm, Sweden

6

MTJ: State of the Art

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-7
SLIDE 7

Kungliga Tekniska Högskolan, Stockholm, Sweden

7

Pros & Cons

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Advantages Drawbacks

  • Good integration
  • Good scalability
  • Power failure safe
  • No static current
  • Power stand-by
  • Perturbations at high

concentration rate (MRAM)

  • High switching (write)

energy

slide-8
SLIDE 8
  • 2 implementations:
  • 2 MTJs
  • 1 MTJ & 1 reference resistor

Kungliga Tekniska Högskolan, Stockholm, Sweden

8

MTJ: Read circuitry

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Evaluation request

2 MTJ Mixed 1MTJ-1Resistor Logic “0” Logic “1”

𝑺𝑺𝑭𝑮 = 𝑺AP + 𝑺𝑸 𝟑

slide-9
SLIDE 9
  • Different switching methods:
  • Spin-Torque Transfer (STT)
  • Perpendicular magnetization

Kungliga Tekniska Högskolan, Stockholm, Sweden

9

MTJ: Write (Switching) circuitry

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-10
SLIDE 10

Switching power at 500MHz:

  • Actual: 125µW
  • Actual CMOS: 8µW
  • Expected: 0.1µW
  • 3 types of switching:
  • Precessional Switching
  • Dynamic Reversal
  • Thermally Activated Switching
  • 2011 results :

Kungliga Tekniska Högskolan, Stockholm, Sweden

10

Direction Energy Time Anti-parallel state to parallel state 0.286pJ 1.54ns Parallel state to Antiparallel state 0.706pJ 0.68ns

Switching energy

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-11
SLIDE 11

Simulation models and results

When applied to On-Chip Routers components

slide-12
SLIDE 12
  • Simulation choices:
  • Reading power only
  • Total power = reading power

+ writing power

  • Reading model:
  • Simple model : Variable resistance
  • Corrected model :
  • Writing power computation:
  • Extrapolated from 1fJ/switching

Kungliga Tekniska Högskolan, Stockholm, Sweden

12

1 𝑆 = 1 𝑑 + 1 𝑏 ∗ exp −b. V

MTJ Model

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Res value (Ω) Crossing voltage (V)

slide-13
SLIDE 13
  • 3 main parts:
  • Arbiter
  • Buffers
  • Crossbar
  • Speed:
  • 500MHz – 2GHz
  • Data width:
  • Up to 128 bits

Kungliga Tekniska Högskolan, Stockholm, Sweden

13

On-chip router components

2012-05-09

Agenda Spintronics MTJ On-chip Components Conclusion

slide-14
SLIDE 14
  • CMOS Flip-flops
  • Classic flip-flop model
  • MTJ reader circuitry
  • Random Access Type
  • Only 1evaluation circuit/module
  • 1 MTJ to store a each state

Kungliga Tekniska Högskolan, Stockholm, Sweden

14

Buffer implementation

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-15
SLIDE 15
  • CMOS Flip-flops
  • Classic flip-flop model
  • MTJ reader circuitry
  • Random Access Type
  • Only 1evaluation circuit/module
  • 1 MTJ to store a each state
  • Branch transistor for depth>50

Kungliga Tekniska Högskolan, Stockholm, Sweden

15

Buffer implementation

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-16
SLIDE 16

Kungliga Tekniska Högskolan, Stockholm, Sweden

16

Buffer implementation: Results

2012-05-09

Switching probability: 50% Frequency: 250MHz Duty Cycle: 25% Switching energy (est.): 1fJ Full Power Consumption = Reading power + Switching power

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Key depth = 10

(over which the MTJ implementation is less power consuming)

Power saving = up to -56%

(Trend for deep buffer implementation, 56% of the CMOS power consumption is saved)

slide-17
SLIDE 17
  • CMOS implementation:
  • Tri-state buffers
  • CMOS Flip-flop for the control bits
  • MTJ implementation 1:
  • Tri-state buffers
  • MTJ reader for the control bits

Kungliga Tekniska Högskolan, Stockholm, Sweden

17

Crossbar implementation

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-18
SLIDE 18

CMOS Flip-flop: 0.6uW

MTJ reader: 2.27uW

Logic-In-Memory Mux: 2.5uW

  • MTJ implementation 2:
  • No CMOS tri-state buffer
  • Logic-in-Memory device

Kungliga Tekniska Högskolan, Stockholm, Sweden

18

Crossbar implementation

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-19
SLIDE 19
  • Spintronics
  • About electron’s spin, not charge
  • MTJ switching methods
  • Energy magnitude vs. Switching speed
  • MTJ reader concepts
  • Resistance value comparison
  • Buffer MTJ implementation
  • Very scalable
  • Power efficient
  • Crossbar MTJ Implementation
  • Hardly scalable
  • Not yet power efficient
  • Extensions
  • Router Arbiter with MTJ
  • Scalable Logic-in-Memory Multiplexer structure (Crossbar)

Kungliga Tekniska Högskolan, Stockholm, Sweden

19

Conclusion

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-20
SLIDE 20

Kungliga Tekniska Högskolan, Stockholm, Sweden

20

Questions

2012-05-09

Thank you for your attention! Any questions ?

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

slide-21
SLIDE 21

Annexes

Magnetic Tunnel Junction

slide-22
SLIDE 22
  • DyCML:
  • Dynamic Current Model Logic
  • CCK:
  • Cross-Coupled Keeper
  • DCS:
  • Dynamic current source

Kungliga Tekniska Högskolan, Stockholm, Sweden

22

Annex: MTJ Reader DyCML

2012-05-09

slide-23
SLIDE 23

Kungliga Tekniska Högskolan, Stockholm, Sweden

23

Annex: Crossbar Logic-in-Memory

2012-05-09

slide-24
SLIDE 24

Kungliga Tekniska Högskolan, Stockholm, Sweden

24

1,1 2,6 4,6 20 45 205 408 2,35 3,3 4,65 11,8 19,8 92,5 180 1 10 100 1000 1 10 100 1000 Power (uW) Size (in bits) P flip-flop P MTJ P MTJ (group)

Total Power = Using (reading) power + Switching power Switching probability : 50% Frequency : 250MHz Duty Cycle : 25% MTJ switching energy (est.) : 1fJ

Annex: Buffer impl. results

2012-05-09

slide-25
SLIDE 25
  • MTJ Arbiters
  • Switching energy enhancements
  • Resizing buffers more power efficiently
  • Scalable Logic-in-Memory Multiplexer

Kungliga Tekniska Högskolan, Stockholm, Sweden

25

Annex: Extensions

2012-05-09