embedded systems memory mapped i o memory mapped i o is a
play

Embedded systems: Memory Mapped I/O Memory mapped I/O is a method - PowerPoint PPT Presentation

May 29, 2023 •159 likes •228 views

Embedded systems: Memory Mapped I/O Memory mapped I/O is a method of performing input/output operations between the central processing unit (CPU) and peripheral devices CPU CPU bus SPI MEMORY Module A Memory mapped I/O uses the same

  1. Embedded systems: Memory Mapped I/O

  2. Memory mapped I/O is a method of performing input/output operations between the central processing unit (CPU) and peripheral devices CPU CPU bus SPI MEMORY Module A

  3. Memory mapped I/O uses the same address space to address both memory and I/O devices 0x00000000 Memory 0x00005000 SPI 0x00005050 UART 0x00005070 4 GB Module A . . CPU . 0x0F006000 Module N 0xFFFFFFFF CPU bus SPI MEMORY Module A

  4. The Nios II provides memory mapped I/O access

  5. Perform I/O operations by writing to memory location write(addr,reg,data) 0x00000000 Memory SPI UART 0 1 0x00005070 I/O PIO write(0x5070,0,0x1) . . . Module N 0xFFFFFFFF

  6. PIO register map The Nios II CPU controls and communicates with a memory mapped module through a set of 32-bit registers Source: http://www.altera.com/literature/ug/ug_embedded_ip.pdf

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

EECS 373 Design of Microprocessor-Based Systems Memory-Mapped I/O Example Bus with Memory-Mapped

EECS 373 Design of Microprocessor-Based Systems Memory-Mapped I/O Example Bus with Memory-Mapped

Today EECS 373 Design of Microprocessor-Based Systems Memory-Mapped I/O Example Bus with Memory-Mapped I/O Branden Ghena University of Michigan Bus Architectures AMBA APB Lecture 4: Memory-Mapped I/O, Bus Architectures September 11,

400 views • 9 slides
Programmed I/O: isolated vs. memory-mapped When we discussed physical addresses of memory, we

Programmed I/O: isolated vs. memory-mapped When we discussed physical addresses of memory, we

COMP 273 20 - memory mapped I/O, polling, DMA Mar. 23, 2016 This lecture we will look at several methods for sending data between an I/O device and either main memory or the CPU. (Recall that we are considering the hard disk to be an I/O

171 views • 6 slides
LCD LCD Control 1 LCD Control LCD Data Three memory areas inside LCD DD RAM memory

LCD LCD Control 1 LCD Control LCD Data Three memory areas inside LCD DD RAM memory

LCD Display Other I/O 2-line, 16 character LCD display 4-bit interface LCD display Relatively easy to use once you have it mapped Flash ROM into your processors memory-mapped I/O SPI EPROM Send characters to it, they show up

391 views • 14 slides
Isolated I/O lecture 20 Memory Mapped I/O In MARS simulator of MIPS, we uses syscall for I/O

Isolated I/O lecture 20 Memory Mapped I/O In MARS simulator of MIPS, we uses syscall for I/O

Isolated I/O lecture 20 Memory Mapped I/O In MARS simulator of MIPS, we uses syscall for I/O e.g. reading from keyboard, printing to console. Input / Output (I/O) 2 Conceptually, what happens there? "Memory mapped" I/O

407 views • 4 slides
Demand Paging Code pages are stored in a memory-mapped file on the backing store some are

Demand Paging Code pages are stored in a memory-mapped file on the backing store some are

Demand Paging Code pages are stored in a memory-mapped file on the backing store some are currently in memorymost are not Demand Paging Data and stack pages are also stored in a memory-mapped file OS determines what portion of VAS is mapped

586 views • 7 slides
lecture 20 Input / Output (I/O) 2 - isolated vs. memory mapped I/O - program controlled

lecture 20 Input / Output (I/O) 2 - isolated vs. memory mapped I/O - program controlled

lecture 20 Input / Output (I/O) 2 - isolated vs. memory mapped I/O - program controlled I/O: polling - direct memory access (DMA) Wed. March 23, 2016 Isolated I/O In MARS simulator of MIPS, we uses syscall for I/O e.g.

831 views • 32 slides
EECS 373 Design of Microprocessor-Based Systems Branden Ghena University of Michigan Lecture 4:

EECS 373 Design of Microprocessor-Based Systems Branden Ghena University of Michigan Lecture 4:

EECS 373 Design of Microprocessor-Based Systems Branden Ghena University of Michigan Lecture 4: Memory-Mapped I/O, Bus Architectures September 11, 2014 Slides developed in part by Mark Brehob & Prabal Dutta 1 Today Memory-Mapped I/O

846 views • 51 slides
Memory Mapped I/O Basic idea: map a part of a file (or other object) into your virtual

Memory Mapped I/O Basic idea: map a part of a file (or other object) into your virtual

Memory Mapped I/O Basic idea: map a part of a file (or other object) into your virtual address space. Accesses to the mapped part of your address space converted into file reads and writes by the OS. Why? May be faster than

923 views • 46 slides
An Efficient Memory-Mapped Key-Value Store for Flash Storage Anastasios Papagiannis, Giorgos

An Efficient Memory-Mapped Key-Value Store for Flash Storage Anastasios Papagiannis, Giorgos

An Efficient Memory-Mapped Key-Value Store for Flash Storage Anastasios Papagiannis, Giorgos Saloustros, Pilar Gonzlez-Frez, and Angelos Bilas Institute of Computer Science (ICS) Foundation for Research and Technology Hellas (FORTH)

2.85k views • 31 slides
Libnvmmio : Reconstructing SW IO Path with Failure-Atomic Memory-Mapped Interface

Libnvmmio : Reconstructing SW IO Path with Failure-Atomic Memory-Mapped Interface

Libnvmmio : Reconstructing SW IO Path with Failure-Atomic Memory-Mapped Interface Jungsik Choi 1 , Jaewan Hong 2 , Youngjin Kwon 2 , Hwansoo Han 1 1 2 USENIX ATC 20 SW Overhead Greater than Storage Latency ms SW Overhead

460 views • 21 slides
Say Goodbye to Off-heap Caches! On-heap Caches Using Memory-Mapped I/O Iacovos G. Kolokasis 1 ,

Say Goodbye to Off-heap Caches! On-heap Caches Using Memory-Mapped I/O Iacovos G. Kolokasis 1 ,

Say Goodbye to Off-heap Caches! On-heap Caches Using Memory-Mapped I/O Iacovos G. Kolokasis 1 , Anastasios Papagiannis 1 , Foivos Zakkak 2 , Polyvios Pratikakis 1 , and Angelos Bilas 1 1 University of Crete & Foundation of Research and

457 views • 19 slides
Optimizing Memory-mapped I/O for Fast Storage Devices Anastasios Papagiannis 1,2 , Giorgos

Optimizing Memory-mapped I/O for Fast Storage Devices Anastasios Papagiannis 1,2 , Giorgos

Optimizing Memory-mapped I/O for Fast Storage Devices Anastasios Papagiannis 1,2 , Giorgos Xanthakis 1,2 , Giorgos Saloustros 1 , Manolis Marazakis 1 , and Angelos Bilas 1,2 Foundation for Research and Technology Hellas (FORTH) 1 &

744 views • 33 slides
Untethered lowRISC, Memory Mapped IO and TileLink/AXI Wei Song 27/07/2015 Time Line expected

Untethered lowRISC, Memory Mapped IO and TileLink/AXI Wei Song 27/07/2015 Time Line expected

Untethered lowRISC, Memory Mapped IO and TileLink/AXI Wei Song 27/07/2015 Time Line expected Nov. 2014 Apr. 2015 Now Oct. 2015 First lowRISC Rocket-Chip release Memeory Untethered from Berkeley release. Mapped IO. lowRISC release.

914 views • 19 slides
Chapter 9: Virtual Memory Chapter 9: Virtual Memory Background Demand Paging

Chapter 9: Virtual Memory Chapter 9: Virtual Memory Background Demand Paging

Chapter 9: Virtual Memory Chapter 9: Virtual Memory Background Demand Paging Copy-on-Write Page Replacement Allocation of Frames Thrashing Memory-Mapped Files Allocating Kernel Memory Other

1.44k views • 78 slides
Memory Protection Pehr Sderman PhD Student in Telecommunication Systems TSLab, ICT, KTH

Memory Protection Pehr Sderman PhD Student in Telecommunication Systems TSLab, ICT, KTH

Memory Protection Pehr Sderman PhD Student in Telecommunication Systems TSLab, ICT, KTH Pehrs@kth.se (And D-02.5) 1 Process in memory Each process have a part of the memory The process splits this into: Kernel Stack Mapped IO

1.19k views • 39 slides
Microprocessors & Interfacing Computer buses I/O Addressing Memory mapped I/O

Microprocessors & Interfacing Computer buses I/O Addressing Memory mapped I/O

Lecture Overview Buses Microprocessors & Interfacing Computer buses I/O Addressing Memory mapped I/O Buses and Parallel Separate I/O Input/Output Parallel Input/Output AVR examples Lecturer : Dr. Annie Guo

431 views • 16 slides
Building Blocks CPUs, Memory and Accelerators Reusing this material This work is licensed under

Building Blocks CPUs, Memory and Accelerators Reusing this material This work is licensed under

Building Blocks CPUs, Memory and Accelerators Reusing this material This work is licensed under a Creative Commons Attribution- NonCommercial-ShareAlike 4.0 International License. http://creativecommons.org/licenses/by-nc-sa/4.0/deed.en_US

553 views • 30 slides
Midterm 2 Review Chapters 4-16 LC-3 Topics Bit width Range of offsets Purpose of

Midterm 2 Review Chapters 4-16 LC-3 Topics Bit width Range of offsets Purpose of

Midterm 2 Review Chapters 4-16 LC-3 Topics Bit width Range of offsets Purpose of registers Basics of what the instructions do 2s comp Basics of interrupts Stacks / stack protocol Hex to instruction Condition

999 views • 40 slides
HW/SW Codesign w/ FPGAs Microprogramming II ECE 495/595 The Microprog. Datapath (A Practical

HW/SW Codesign w/ FPGAs Microprogramming II ECE 495/595 The Microprog. Datapath (A Practical

HW/SW Codesign w/ FPGAs Microprogramming II ECE 495/595 The Microprog. Datapath (A Practical Intro. to HW/SW Codesign, P. Schaumont) A datapath attached to the microprogrammed controller consists of three parts: Computation units such as

826 views • 31 slides
stst st

stst st

stst st tt s tts s r s r t r

1.02k views • 57 slides
Hat Visual Neil Mitchell My Perspective A casual user When I fire up Hat, Im already

Hat Visual Neil Mitchell My Perspective A casual user When I fire up Hat, Im already

University of York Hat Visual Neil Mitchell My Perspective A casual user When I fire up Hat, Im already annoyed I want answers, but if Hat is too much work I use unsafePerformIO I like Windows I have a mouse, which I

235 views • 12 slides
ECE 550D Fundamentals of Computer Systems and Engineering Fall 2016 Input/Output (IO) Tyler

ECE 550D Fundamentals of Computer Systems and Engineering Fall 2016 Input/Output (IO) Tyler

ECE 550D Fundamentals of Computer Systems and Engineering Fall 2016 Input/Output (IO) Tyler Bletsch Duke University Slides are derived from work by Andrew Hilton (Duke) IO: Interacting with the outside world Input and Output Devices App

508 views • 38 slides
Virtio 1 - why do it? And - are we there yet? 2015 Michael S. Tsirkin Red Hat Uses material

Virtio 1 - why do it? And - are we there yet? 2015 Michael S. Tsirkin Red Hat Uses material

Virtio 1 - why do it? And - are we there yet? 2015 Michael S. Tsirkin Red Hat Uses material from https://lwn.net/Kernel/LDD3/ Gcompris, tuxpaint 1 Distributed under the Creative commons license. Lots of work ... main-title 300 250

1.02k views • 63 slides
Fault Tolerance of the I nput/ Output Ports in Massively Def ective Multicore Processor Chips

Fault Tolerance of the I nput/ Output Ports in Massively Def ective Multicore Processor Chips

The 38th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Second Workshop on D Dependable and Secure Nanocomputing Friday June 27, 2008 Anchorage, AK, USA Fault Tolerance of the I nput/ Output Ports in Massively

561 views • 8 slides

More recommend