Direct Injection Technique for High- Order Division Ratios in 60GHz - - PowerPoint PPT Presentation

▶
direct injection technique for high
SMART_READER_LITE
LIVE PREVIEW

Direct Injection Technique for High- Order Division Ratios in 60GHz - - PowerPoint PPT Presentation

Jan 27, 2023 233 likes •559 views

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology , Japan IEICE

slide-1
SLIDE 1

2014/3/18

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan

IEICE General Conference 2014

slide-2
SLIDE 2

1

Outline

 Motivation  Conventional ILFDs  Proposed Dual-Step-Mixing ILFD using a Direct Injection Technique  Performance Comparison  Frequency Drift over PVT variations  Integration with 20GHz PLL  Conclusion

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-3
SLIDE 3

2

Background

[1] http://www.tele.soumu.go.jp

  • 9-GHz unlicensed bandwidth at 60 GHz
  • Several Gbps wireless communication

IEEE 802.15.3c ECMA-387 Wireless HD IEEE 802.11ad/WiGig ISO/IEC13156

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-4
SLIDE 4

3

Direct 60GHz Frequency Synthesizer

 Direct 60GHz VCO suffers from inferior phase noise due to Q of tank at 60GHz  Power-hungry frequency divider is required

Low Pass Filter Charge Pump ÷M Ref. Clock

60GHz VCO

Phase/ Frequency Detector Digital Divider ÷N

High speed frequency dividers

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-5
SLIDE 5

4

60GHz Frequency Synthesizers

 2 divide-by-2 CML divider consumes 15mW (40% of PLL)

LPF CP 30GHz VCO PFD Digital Divider ÷2 ÷6 single-stage divide-by-6 ILFD 60GHz REF ÷3 LPF CP PFD Digital Divider ÷2 ÷4 single-stage divide-by-4 ILFD REF ÷2 20GHz VCO 60GHz ILO

 Sub-harmonic injection

  •  60GHz push-push VCO

 Divide-by-3 ILFD + divider chain consumes more than 50% of PLL

[2] T. Tsukizawa, et al., ISSCC 2013 [1] A. Musa, et al., JSSC 2011

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-6
SLIDE 6

5

High-speed Ring ILFD chains

20-GHz PLL needs a divide-by-4 ILFD 30-GHz PLL needs a divide-by-6 ILFD

 A technique to increase locking range of high-order- division in ILFDs is necessary  Large power  Locking range mismatch  Narrow locking range

3 ILFD 2 ILFD Digital Dividers

15GHz 5GHz 30GHz

Digital Dividers

5GHz 30GHz

6 ILFD 30GHz 5GHz 2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-7
SLIDE 7

6

Conventional Direct Mixing Ring ILFD

 Injection signal is directly divide by N  Low power consumption  Narrow Locking range

Divide by N directly in one step

finj = Nfout

LPF Nonlinearity

fout

fout 2fout ∙∙∙ (N-1)fout f ∙∙∙ 2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-8
SLIDE 8

7

Progressive Mixing Ring ILFD (I)

 Multi-step mixing mechanism divide-by-2n

  • peration, e.g., 2, and 4

 Locking range is enhanced through the use

  • f stronger harmonics

[3] A. Musa, et al., A-SSCC 2011

LPF

fout

Nonlinearity

X2

finj=4fout 2fout

slide-9
SLIDE 9

8

Vbias Vbias Vbias Vbias M1 M2 M3 M4 M5 M6 M7 M8 MT1 MT2 MT3 MT4 Vbias MT5 Vbias MT6

Progressive Mixing Ring ILFD (II)

Tail Injection

[3] A. Musa, et al., A-SSCC 2011

 High division ratio ILFD by reusing higher harmonic in cascoded configuration

  • Osc. @ fo

5GHz

  • Osc. @ 2fo

10GHz INJ+ INJ-

  • Inj. @ 4fo

20GHz

slide-10
SLIDE 10

9

Issues of Conventional PMILFD (I)

 Large headroom

―Impractical for low voltage design ―For 1.2 V supply, higher than 8 division is hard to be achieved

RF8 injection

(For divide-by-8) 4 x NMOS 4 overdrive voltage required

 Sensitive to PVT due to PMOS tuning

― ±10% supply pushing leads to a drift of free running frequency

4 6 8 10 12 1.15 1.2 1.25 Free Run Frequency (GHz) Supply Voltage (V)

3GHz Difference

1.1 1.3

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-11
SLIDE 11

10

Issues of Conventional PMILFD (II)

 Asymmetric Locking Range

  • 30
  • 25
  • 20
  • 15
  • 10
  • 5

5 9 11 13 15 17 19 21 23 25 Injection Power (dBm) Injection Frequency (GHz)

Pbias=0.44 Pbias=0.40 Pbias=0.36

Intrinsic free-running frequency of ILFD is sensitive to large injection signal

Vbias M1 M2 MT1 Vbias MT5 in+ in-

  • ut-
  • ut+

injection

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-12
SLIDE 12

11

Dual-Step Mixing using Direct Injection

 Dual-step mixing mechanism for divide-by-4 and divide-by-6 operation

LPF

fout

X2,X4,...

finj 2fout 2fout 4fout f

primary secondary 2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-13
SLIDE 13

12

Proposed ILFD Configuration

2fo @ 0o 2fo @ 270o

Icore Icore Icore Icore 0o 180o 90o 270o 135o 315o

2fo @ 90o 2fo @ 180o

225o 45o

+INJ

  • INJ

Dual-Step Mixing with Second Harmonic Direct Injection

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-14
SLIDE 14

13

Divide-by-4 Operation

Locked State of Divide-by-4 operation

2nd Harmonic Output Output Signal 4th Harmonic Output

2014/3/18

  • T. Siriburanon, Tokyo Tech

~5GHz ~10GHz ~20GHz

slide-15
SLIDE 15

14

Divide-by-6 Operation

Locked State of Divide-by-6 operation

2nd Harmonic Output Output Signal 6th Harmonic Output

2014/3/18

  • T. Siriburanon, Tokyo Tech

~5GHz ~10GHz ~30GHz

slide-16
SLIDE 16

15

Proposed Schematic

Schematic of the Proposed Dual-Step-Mixing ILFD using Even-Harmonic Direct Injection Technique

Injection signal+ Vbias Injection signal- Vbias

IREF Minj1 Minj2

M1 M2 M3 M4

0o 180o 90o 270o 135o 315o 225o 45o +OUT-

VDD

R R

IN- IN+

2fout 4fout f

Secondary Mixer

fout 2fout f

To even-harmonic enhanced node

slide-17
SLIDE 17

16

Chip Micrograph

Technology 65nm CMOS Core area 0.002mm2

0.33mm

ILFD Core

Differential Injection 42μm 48μm Output signals

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-18
SLIDE 18

17

  • 1
  • 16
  • 1
  • 14
  • 1
  • 12
  • 1
  • 10
  • 8
  • 8
  • 6
  • 6
  • 4
  • 4
  • 2
  • 2

14 14 16 16 18 18 20 20 22 22 24 24 26 26

Injection Power (dBm) Injection Frequency (GHz)

5.4mW 4.2mW 3.6mW 3.0mW

Experimental Results for divide-by-4

Required frequency range for the 60-GHz wireless standards

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-19
SLIDE 19

18

Divide-by-4 Performance Comparison

Features Div. Ratio Locking Range*

(GHz)

Locking Range*

(%)

Power

(mW)

FoM

(%/mW)

Area

(mm2)

[4] Direct mixing 4 22.6-28 21 8.3 3.5 0.140 [5] Direct mixing 4 6.0-7.6 22 6.8 3.24 0.007 [6] Direct mixing 4 31.0-41.0 27 3.3 8.18 0.002 [7] LC Direct mixing 4 58.5-72.9 21.9 2.2 9.95 0.032 [8] CML + LC ILFD 4 13.5-30.5 77.3 7.3 10.6 0.33 [9]* Progressive mixing 4 13.4-21.3 31 3.9 7.95 0.003 This Even- harmonic- enhanced 4 15.2-20.4 24.25 3.1 7.82 0.002

FoM=(%Lock Range)/(mW Power) [4] A-SSCC’07 [5] RFIC’04 [6] ISSCC’06 [7] CICC’12 [8] MTT’11 [9] A-SSCC’11

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-20
SLIDE 20

19

Experimental Results for divide-by-6

  • 1
  • 16
  • 1
  • 14
  • 1
  • 12
  • 1
  • 10
  • 8
  • 8
  • 6
  • 6
  • 4
  • 4
  • 2
  • 2

26 26 28 28 30 30 32 32 34 34 36 36 38 38

Injection Power (dBm) Injection Frequency (GHz)

5.4mW 5.1mW 4.2mW 3.8mW 3.6mW 3.0mW

Required frequency range for the 60-GHz wireless standards

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-21
SLIDE 21

20

Divide-by-6 Performance Comparison

Features Div. Ratio Locking Range* (GHz) Locking Range*

(%)

Power

(mW)

FoM

(%/mW)

Area

(mm2)

[4] Direct mixing 3 21.7-24.9 13.7 8.3 1.7 0.140 [5] Direct mixing 3 53.9-57.8 7.0 4.6 1.5 0.800 [6] Direct mixing 6 141.0-144.3 2.7 14.0 0.2 1.160 [7] Direct mixing 6 10.2-11.3 11.0 6.8 1.6 0.007 [8] Direct mixing 6 14.6-15.4 5.0 12.5 0.4 0.300 [9] Current reused ILFD 6 121.0-124.8 3.5 4.5 0.8 0.140 This Even- harmonic- enhanced 6 27.7-32.0 13.2 3.1 4.0 0.002

[4] MTT’12 [5] ISSCC’09 [6] A-SSCC’11 [7] RFIC’04 [8] RFIC’05 [9] MTT’13 FoM = (%Lock Range)/(mW Power)

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-22
SLIDE 22

21

Frequency Drift over PVT variations

4 5 6 7 0 1 2 3 4 5 6 7 8 9 1011 Measured Frequency (GHz) Chip number

5 5.5 6 6.5 20 40 60 80 100 Measured Frequency (GHz) Temperature (˚C)

3 4 5 6 7 8 9 1.1 1.15 1.2 1.25 1.3 Measured Frequency (GHz) Supply Voltage (V)

Conventional Proposed

2014/3/18

slide-23
SLIDE 23

22

Integration with the 20GHz PLL

 Proposed ILFD consumes only 4.2mW

(Two cascading CML dividers consumes 14mW

[1])

900um 700um

Proposed ILFD LPF Charge Pump 20GHz VCO PFD

(54 54,55 55,56 56, , 57 57,58 58,59 59,60 60)

Proposed ILFD 2 36MHz ref. 5 ÷4 [1] K. Okada, et al., JSSC 2011

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-24
SLIDE 24

23

Experimental Results

  • 140
  • 120
  • 100
  • 80
  • 60
  • 40
  • 20

10K 100K 1M 10M

Phase noise (dBc/Hz) Offset Frequency (Hz)

  • 140
  • 120
  • 100
  • 80
  • 60
  • 40
  • 20

10K 100K 1M 10M

Phase noise (dBc/Hz) Offset Frequency (Hz)

Channel 1

  • 140
  • 120
  • 100
  • 80
  • 60
  • 40
  • 20

10K 100K 1M 10M

Phase noise (dBc/Hz) Offset Frequency (Hz)

Channel 2 Channel 4

  • 140
  • 120
  • 100
  • 80
  • 60
  • 40
  • 20

10K 100K 1M 10M

Phase noise (dBc/Hz) Offset Frequency (Hz)

Channel 3

2014/3/18

slide-25
SLIDE 25

24

Conclusions

 An Dual-Step-Mixing ILFD using a Even- Harmonic Direct Injection Technique is proposed for an enhanced locking range of divide-by-6 and divide-by-4 operations  It achieves the widest locking range reported for divide-by-6 operation and comparable performance with the state-of-the-art divide-by- 4 ILFDs  This work is suitable to be integrated in push- push or sub-harmonic injection-locked 60GHz PLLs

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-26
SLIDE 26

25

Thank you for your interest

slide-27
SLIDE 27

26

Acknowledgement This work was partially supported by MIC, SCOPE, MEXT, STARC, Canon Foundation, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

slide-28
SLIDE 28

27

High Speed Frequency Dividers

 Static Frequency Dividers:

– Wide locking range – Consume considerable power – Conventionally only divides by 2

 Injection Locked Frequency Dividers (ILFDs)

– Limited locking range – Low power consumption – Can divide by higher than 2

5GHz (Freerun) 10.2GHz Coupling 10.2GHz 5.1GHz Injection Locked Coupling

Data Q CLK QB

 High speed frequency dividers and VCO are the most power hungry parts of modern high frequency PLLs.

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-29
SLIDE 29

28

Locked Spectrum for Divide-by-4 mode

  • Injection frequency of 22GHz is applied
  • 85
  • 75
  • 65
  • 55
  • 45
  • 35
  • 25
  • 15

5.20 5.30 5.40 5.50 5.60 5.70 5.80

Output power (dBm) Frequency (GHz)

Free-Running Injection Locked

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-30
SLIDE 30

29

Locked Spectrum for Divide-by-6 mode

  • Injection frequency of 34GHz is applied
  • 85
  • 75
  • 65
  • 55
  • 45
  • 35
  • 25
  • 15

5.47 5.57 5.67 5.77 5.87

Output power (dBm) Frequency (GHz)

Free-running Injection Locked

2014/3/18

  • T. Siriburanon, Tokyo Tech
slide-31
SLIDE 31

30

Dual-Step Mixing using Direct Injection

 Dual-step mixing mechanism for divide-by-4 and divide-by-6 operation

LPF

fout

X2,X4,...

finj 2fout 2fout 4fout f

primary secondary 2014/3/18

  • T. Siriburanon, Tokyo Tech