Spatial Sigma-Delta ADCs: A Low Complexity Architecture for Massive - - PowerPoint PPT Presentation

▶
spatial sigma delta adcs a low complexity architecture
SMART_READER_LITE
LIVE PREVIEW

Spatial Sigma-Delta ADCs: A Low Complexity Architecture for Massive - - PowerPoint PPT Presentation

Jul 08, 2023 23 likes •396 views

Spatial Sigma-Delta ADCs: A Low Complexity Architecture for Massive MIMO Lee Swindlehurst Center for Pervasive Communications and Computing University of California Irvine Hans Fischer Senior Fellow, Institute for Advanced Study Technical

slide-1
SLIDE 1

Spatial Sigma-Delta ADCs: A Low Complexity Architecture for Massive MIMO

Lee Swindlehurst

Center for Pervasive Communications and Computing University of California Irvine Hans Fischer Senior Fellow, Institute for Advanced Study Technical University of Munich

slide-2
SLIDE 2

Spatial Sigma-Delta ADCs: A Low Complexity Architecture for Massive MIMO

Collaborators:

Amine Mezghani, Yongzhi Li, Hessam Pirzadeh, Shilpa Rao (UCI) Hela Jedda, Josef Nossek (TU Munich, Germany) Gonzalo Seco Granados (Univ. Autònoma de Barcelona, Spain) Duy Nguyen, Ly V. Nguyen (San Diego State Univ.) Ken Ma (CUHK), Christos Masouros (Univ. College London), etc.

slide-3
SLIDE 3

The Road to Gigabit Wireless (5G and Beyond)

slide-4
SLIDE 4

A Symbiotic Relationship

slide-5
SLIDE 5

Standard Receiver Implementation

sin(!ct) cos(!ct) analog digital BPF LNA

slide-6
SLIDE 6

A One-Bit Receiver

sign(¢) analog digital sin(!ct) cos(!ct) BPF sign(¢)

slide-7
SLIDE 7

Single Antenna Theoretical Analysis

slide-8
SLIDE 8

Channel Estimation with One-Bit Receivers

slide-9
SLIDE 9

16-QAM Example

slide-10
SLIDE 10

How to Close the Gap?

slide-11
SLIDE 11

Motivation for Spatial Σ∆ Sampling

slide-12
SLIDE 12

Temporal Oversampling with Σ∆ ADCs

*From Texas Instruments Analog Applications Journal

slide-13
SLIDE 13

Temporal Σ∆ ADC Discrete-Time Equivalent Models

slide-14
SLIDE 14

Temporal Oversampling with Σ∆ ADCs

slide-15
SLIDE 15

Temporal Σ∆ ADC Example

slide-16
SLIDE 16

Spatial Σ∆ Quantization

slide-17
SLIDE 17

Spatial Σ∆ Quantization, cont.

slide-18
SLIDE 18

2nd Order Σ∆ ADC

slide-19
SLIDE 19

2nd Order Spatial Σ∆ ADC Architecture

slide-20
SLIDE 20

Beampatterns Obtained with Spatial Σ∆ ADCs

slide-21
SLIDE 21

Channel Estimation

slide-22
SLIDE 22

Channel Estimation

slide-23
SLIDE 23

Bussgang Analysis – Equivalent Linear Model

slide-24
SLIDE 24

Effect of Antenna Spacing & ADC Resolution

slide-25
SLIDE 25

Standard 1-Bit Receiver vs. 1-Bit Σ∆

slide-26
SLIDE 26

Standard 1-Bit Receiver vs. 1-Bit Σ∆

slide-27
SLIDE 27

Standard 1-Bit Receiver vs. 1-Bit Σ∆

slide-28
SLIDE 28

Uplink Simulation with Channel Estimation

slide-29
SLIDE 29

Uplink Simulation with Channel Estimation

slide-30
SLIDE 30

Spectral Efficiency Comparison

slide-31
SLIDE 31

Impact of Mutual Coupling

slide-32
SLIDE 32

Uplink Simulation with Mutual Coupling

slide-33
SLIDE 33

Impact of Mutual Coupling

slide-34
SLIDE 34

Impact of Mutual Coupling

slide-35
SLIDE 35

Σ∆ Rectangular Array Geometry

slide-36
SLIDE 36

PSD of Quantization Noise for Rectangular Array

slide-37
SLIDE 37

Conclusions