of Sporadic DAG-Tasks with Arbitrary Deadline Andrea Parri, - - PowerPoint PPT Presentation

of sporadic dag tasks
SMART_READER_LITE
LIVE PREVIEW

of Sporadic DAG-Tasks with Arbitrary Deadline Andrea Parri, - - PowerPoint PPT Presentation

Response Time Analysis for G-EDF and G-DM Scheduling of Sporadic DAG-Tasks with Arbitrary Deadline Andrea Parri, Alessandro Biondi and Mauro Marinoni Scuola Superiore SantAnna Pisa, Italy 1 Introduction Multicore revolution New


slide-1
SLIDE 1

1

Response Time Analysis for G-EDF and G-DM Scheduling

  • f Sporadic DAG-Tasks

with Arbitrary Deadline

Andrea Parri, Alessandro Biondi and Mauro Marinoni

Scuola Superiore Sant’Anna – Pisa, Italy

slide-2
SLIDE 2

2

Introduction

Multicore revolution  New parallel programming models for expressing parallel computational activities

Intel TBB

slide-3
SLIDE 3

3

Introduction

Big Data  Novel programming models based on the Map-Reduce paradigm that relies on parallel processing

slide-4
SLIDE 4

4

Introduction

JUNIPER EU Project – supported this work  Goal: enable application development with performance guarantees required for real-time exploitation of large streaming data sources and stored data;  Case-study: applications for credit cards.

slide-5
SLIDE 5

5

DAG-Task

 Task model for expressing parallel computations with precedence constraints  A task is described with a Directed Acyclic Graph (DAG)

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

X

slide-6
SLIDE 6

6

DAG-Task

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

Vertex – sequential computation with WCET 𝑓𝑗

slide-7
SLIDE 7

7

DAG-Task

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

Edge – precedence constraint among two computational activities

slide-8
SLIDE 8

8

DAG-Task

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

Note: this model allows to express parallelism

slide-9
SLIDE 9

9

DAG-Task

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

Release of a DAG-Task 𝜐𝑗  All the vertices are released simultaneously but it can be that not all of them are enabled due to precedence constrains

𝜐𝑗

slide-10
SLIDE 10

10

Sporadic DAG-Task

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

 DAG-Task 𝜐𝑗

 Released with a minimum inter-arrival time 𝑼𝒋  Each vertex must complete within a deadline 𝑬𝒋

𝜐𝑗

slide-11
SLIDE 11

11

Example

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 processor 1 processor 2

𝑓1 𝑓2 𝑓3 2 4 6 8

𝑓1 2 𝑓2 2 𝑓3 1 𝑓4 1 𝑓5 2 𝑓6 3

slide-12
SLIDE 12

12

Example

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 processor 1 processor 2

𝑓1 𝑓2 𝑓3 𝑓4 2 4 6 8

𝑓1 2 𝑓2 2 𝑓3 1 𝑓4 1 𝑓5 2 𝑓6 3

slide-13
SLIDE 13

13

Example

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 processor 1 processor 2

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 2 4 6 8

𝑓1 2 𝑓2 2 𝑓3 1 𝑓4 1 𝑓5 2 𝑓6 3

slide-14
SLIDE 14

14

Scheduling Problem

Given  a set of N sporadic DAG-Tasks;  A scheduling algorithm (G-EDF or G-DM);  A platform with m identical processors; verify if all deadlines are guaranteed.

slide-15
SLIDE 15

15

State of The Art

Existing schedulability analysis can be split in 3 categories:  Based on resource augmentation (speed-up);

(Baruah et al., Bonifaci et al., Nilissen et al.,…)

 Based on capacity augmentation;

(Kim et al., Li et al., Lakshmanan et al., …)

 Based on Response-Time Analysis.

(Maia et al., Chwa et al., Melani et al., …)

slide-16
SLIDE 16

16

This Work

 Response-Time Analysis of Sporadic DAG-Tasks under both G-EDF and G-DM

Contribution w.r.t. the state of the art:

  • Vertices-oriented analysis;
  • Tasks can have arbitrary deadlines;
  • Vertices can have arbitrary utilization;
  • Augmentation bounds proved for N=1.
slide-17
SLIDE 17

17

Response-Time Analysis

 For each DAG-Task 𝜐𝑗,  For each vertex 𝑤 of 𝜐𝑗,  Each job of vertex 𝑤 must complete within a deadline 𝑬𝒋

𝑓𝑤 + 𝐽𝑤 = 𝑺𝒘 ≤ 𝐸𝑗

Vertex WCET Worst-case scheduling interference

slide-18
SLIDE 18

18

Response-Time Analysis

 For each DAG-Task 𝜐𝑗,  For each vertex 𝑤 of 𝜐𝑗,  Each job of vertex 𝑤 must complete within a deadline 𝑬𝒋

𝑓𝑤 + 𝐽𝑤 = 𝑺𝒘 ≤ 𝐸𝑗

Not easy to compute for multiprocessor systems!

slide-19
SLIDE 19

19

Response-Time Analysis

 Our approach: compute an upper-bound 𝐽 𝑤 of the interference 𝐽𝑤 specific for each vertex 𝑤, so

  • btaining a response-time upper-bound 𝑺𝒘

𝑓𝑤 + 𝐽𝑤 = 𝑺𝒘 ≤

𝑓𝑤 + 𝐽 𝑤 ⇒ 𝑆𝑤 ≤ 𝑺𝒘

slide-20
SLIDE 20

20

Response-Time Analysis

 Main result of this work: we proved that

𝑆𝑤 ≤ 𝑺𝒘

𝑺𝒘 = 𝓂𝑤

+ +

1 𝑛

𝑤′

𝑿𝒘,𝒘′ 𝑺𝒘, 𝑍𝑤′ − 𝓂𝑤

+

Critical path length: maximum sum of WCETs in a path ending with 𝑤

slide-21
SLIDE 21

21

Critical Path

 Critical path length: maximum sum of WCETs in a path ending with 𝒘

1 3 4 6 2 8 4

𝒘

1+4+2+4 = 11 3+6+4 = 13 𝓂𝑤

+ = 13

slide-22
SLIDE 22

22

Response-Time Analysis

 Main result: we proved that

𝑆𝑤 ≤ 𝑺𝒘

𝑺𝒘 = 𝓂𝑤

+ +

1 𝑛

𝑤′

𝑿𝒘,𝒘′ 𝑺𝒘, 𝑍𝑤′ − 𝓂𝑤

+

Sum on all vertices 𝒘′ in the task-set

slide-23
SLIDE 23

23

Response-Time Analysis

 Main result: we proved that

𝑆𝑤 ≤ 𝑺𝒘

𝑺𝒘 = 𝓂𝑤

+ +

1 𝑛

𝑤′

𝑿𝒘,𝒘′ 𝑺𝒘, 𝑍𝑤′ − 𝓂𝑤

+

Upper-bound on the worst-case workload generated by 𝒘′ interfering with 𝒘

slide-24
SLIDE 24

24

Worst-Case Workload

 Upper-bound on the worst-case workload generated by 𝒘′ interfering with 𝒘

𝑿𝒘,𝒘′ 𝑺𝒘, 𝑍𝑤′

Tentative response-time

  • f vertex 𝑤, used in the

fixed-point iteration starting with 𝑺𝒘 = 𝒇𝒘 Response-time upper-bound Must be always greater than the response-time

(𝑍𝑤′ = 𝐸𝑤 + 1 in the limit case)

slide-25
SLIDE 25

25

Worst-Case Workload

 A generic vertex 𝒘′ interferes with 𝒘 released at 𝑢

𝑢

time

𝑢 − 𝑍𝑤′

𝑍𝑤′ 𝒘′

If shifted more on the left the job of 𝒘′ will be completed when 𝒘 is released

Release of a job of 𝒘

slide-26
SLIDE 26

26

Worst-Case Workload

 A generic vertex 𝒘′ interferes with 𝒘 released at 𝑢

𝑢

time

𝑢 − 𝑍𝑤′ 𝑢 + 𝑺𝒘

𝑍𝑤′ + 𝑺𝒘

𝑍𝑤′ + 𝑺𝒘 𝑈𝑤′ 𝑓𝑤′

Interfering workload

In case of G-DM

Null for vertices of lower-priority tasks

slide-27
SLIDE 27

27

Worst-Case Workload

 A generic vertex 𝒘′ interferes with 𝒘 released at 𝑢

𝑢

time

𝑢 − 𝑍𝑤′

𝐸𝑤′ 𝒘′

𝑢 + 𝐸𝑤

Jobs of 𝒘′ released after 𝑢 + 𝐸𝑤 − 𝐸𝑤′ will not interfere with 𝒘

In case of G-EDF

slide-28
SLIDE 28

28

Worst-Case Workload

 A generic vertex 𝒘′ interferes with 𝒘 released at 𝑢

𝑢

time

𝑢 − 𝑍𝑤′

𝑢 + 𝐸𝑤 In case of G-EDF

𝑢 + 𝐸𝑤 − 𝐸𝑤′ 𝑍𝑤′ + 𝑛𝑗𝑜{ 𝑺𝒘, 𝐸𝑤 − 𝐸𝑤′} 𝑈𝑤′ 𝑓𝑤′ Interfering workload

slide-29
SLIDE 29

29

Response-Time Analysis

 Successors in the same job of a DAG-task cannot interfere

𝑓1 𝑓2 𝑓3 𝑓4 𝑓5 𝑓6 𝑓7

𝒘

  • ther tasks
slide-30
SLIDE 30

30

Response-Time Analysis

 Main result: we proved that

𝑆𝑤 ≤ 𝑺𝒘

𝑺𝒘 = 𝓂𝑤

+ +

1 𝑛

𝑤′

𝑿𝒘,𝒘′ 𝑺𝒘, 𝑍𝑤′ − 𝓂𝑤

+

slide-31
SLIDE 31

31

Schedulability Test

Algorithm RTA(N)

Maximum number of iterations

slide-32
SLIDE 32

32

Schedulability Test

1. We start with 𝑍

𝑤 = 𝐸𝑤 + 1, ∀𝑤, i = 1

2. Compute the fixed-point of 𝑺𝒘 = 𝓂𝑤

+ + 1 𝑛

𝑤′ 𝑿𝒘,𝒘′ 𝑺𝒘, 𝑍𝑤′ − 𝓂𝑤

+

3. If 𝑺𝒘 ≤ 𝑬𝒘 return SCHEDULABLE 4. If 𝑍

𝑤 == 𝑺𝒘, ∀𝑤 OR i==N return NOT SCHEDULABLE

5. Else, update response-times as 𝑍

𝑤 = 𝑺𝒘, ∀𝑤 and

go to step 2

Pseudo-Polynomial Complexity

𝑗 + +

Algorithm RTA(N)

slide-33
SLIDE 33

33

Polynomial-Time Schedulability Test

 If we set 𝑍

𝑤 = 𝐸𝑤 + 1 and 𝑆𝑤 = 𝐸𝑤 it is possible to

  • btain a simple polynomial-time schedulability

test without involving any iteration 𝑺𝒘 = 𝓂𝑤

+ +

1 𝑛

𝑤′

𝑿𝒘,𝒘′ 𝐸𝑤, 𝐸𝑤′ + 1 − 𝓂𝑤

+

Polynomial Complexity

slide-34
SLIDE 34

34

Augmentation Bound

In case of a task-set composed of a single DAG- Task (N=1) we proved that  Our test based on response-time analysis has  Augmentation bound < 3 for G-EDF;  Augmentation bound < 5 for G-DM.

slide-35
SLIDE 35

35

Experimental Results

 The proposed schedulability tests have been evaluated by using synthetic workload  libdag – DAG-Tasks generator and schedulability test. Soon publicly available online!  Comparison against the test based on augmentation bound proposed in

  • V. Bonifaci, A. Marchetti-Spaccamela, S. Stiller, and A. Wiese.

“Feasibility analysis in the sporadic DAG task model”, In proc. of ECRTS 2013 To the best of our knowledge it is the only test dealing with arbitrary deadlines

slide-36
SLIDE 36

36

Experimental Results

Number N of external iterations in our algorithm The test of Bonifaci et al. is based on a workload approximation up to an 𝜗-error with 2−𝜀

𝜀

slide-37
SLIDE 37

37

Experimental Results

 Running times of the schedulability tests

Exponential increase

  • f the running time as the

test precision increases RTA test has running time lower of two orders of magnitude (Intel Xeon @ 3.5 Ghz)

slide-38
SLIDE 38

38

Experimental Results

Take-away messages

  • RTA test outperforms

the speed-up based test in all the tested configurations;

  • In some cases our

polynomial-time test performs better than the speed-up based test that has pseudo- polynomial complexity 𝑉 = 10

slide-39
SLIDE 39

39

Conclusions

 We proposed a new Response-Time Analysis for the sporadic DAG-Task model under both G-EDF and G-DM scheduling;  The analysis handles DAG-Tasks with arbitrary deadline and arbitrary utilization;  Two schedulability tests have been derived (pseudo-polynomial and polynomial complexity);  Extensive set of experimental results confirmed the effectiveness of the test.

slide-40
SLIDE 40

40

Future Work

 More accurate characterization of the interfering workload;  Support for conditional statements in the DAG- Task;  Integration of locking protocols in the analysis;  Handle distributed computations.

slide-41
SLIDE 41

41

Thank you!

Alessandro Biondi alessandro.biondi@sssup.it