Nektarios Georgios Tsoutsos HOST HOST DATA PROG data(23:0) we - - PowerPoint PPT Presentation

nektarios georgios tsoutsos
SMART_READER_LITE
LIVE PREVIEW

Nektarios Georgios Tsoutsos HOST HOST DATA PROG data(23:0) we - - PowerPoint PPT Presentation

Alex Glass Albert Jimenez Nektarios Georgios Tsoutsos HOST HOST DATA PROG data(23:0) we ready_int almost_full Host IF sof size_x size_y almost_full BUF_FIFO Pipeline Controller JFIF GEN receiver m u x RGB DCT ZIG Huffman


slide-1
SLIDE 1

Alex Glass Albert Jimenez Nektarios Georgios Tsoutsos

slide-2
SLIDE 2
slide-3
SLIDE 3
slide-4
SLIDE 4
slide-5
SLIDE 5
slide-6
SLIDE 6
slide-7
SLIDE 7

JPEG_ENC.vsd data(23:0)

HOST DATA

HOST PROG

Huffman Encoder

RLE

ZIG ZAG Quantizer

DCT 2D

RGB to YCbCr Pipeline Controller

receiver

Host IF sof size_x size_y almost_full Byte Stuffer ready_int JFIF GEN m u x

BUF_FIFO

we almost_full

slide-8
SLIDE 8

JPEG MODULE

I N P U T

OUTPUT RAM AvalonTrans HOST INTERFACE ReadRAM SavePixel AVALON BUS

slide-9
SLIDE 9
slide-10
SLIDE 10
slide-11
SLIDE 11
slide-12
SLIDE 12
slide-13
SLIDE 13

 Albert -> Capture Master  Nektarios -> Jpeg Master  Alex -> Ethernet Master

slide-14
SLIDE 14

 Hardware design is hard  You cannot debug without simulators  Jpeg encoding is really tricky  UDP packets should have checksum and

minimum size

 Refreshed our Verilog and gained new VHDL

knowledge

 Murphy’s law