Incremental checkpointing of program state to NVRAM for - - PowerPoint PPT Presentation

incremental checkpointing of program state to nvram for
SMART_READER_LITE
LIVE PREVIEW

Incremental checkpointing of program state to NVRAM for - - PowerPoint PPT Presentation

Incremental checkpointing of program state to NVRAM for transiently-powered systems Fayal At-Aoudia Kevin Marquet Guillaume Salagnac IoT constraints Cheap 2 Harvesting from solar Size 3 Harvesting from RF Constrain


slide-1
SLIDE 1

Incremental checkpointing of program state to NVRAM for transiently-powered systems

Fayçal Aït-Aoudia Kevin Marquet Guillaume Salagnac

slide-2
SLIDE 2

2

IoT constraints

Cheap

slide-3
SLIDE 3

3

Harvesting from solar

Size

slide-4
SLIDE 4

4

Harvesting from RF

Constrain applications

slide-5
SLIDE 5

5

Emerging platforms

Intel WISP [Sensys 2008]

Unpredictable

slide-6
SLIDE 6

6

Harvesting from unpredictable sources

✗ Low power

→Small energy buffer

✗ Harvested energy is unpredictable

→ Frequent outages → Frequent reboots

Unpredictable

Energy harvester

Energy buffer

uController

slide-7
SLIDE 7

7

Harvesting from chaotic sources

Vboot Vdeath

V t

slide-8
SLIDE 8

8

Mementos [ASPLOS 2011]

RAM Flash

V t

Vboot Vdeath

V t

Vchkpt

Takes time and energy

slide-9
SLIDE 9

9

NVRAMs

✔ Retains data when not powered ✔ Directly addressable ✔ Low latencies/consumption (w.r.t. Flash)

Why not a full-NVRAM memory architecture ?

✗ NVRAM not as efficient as SRAM ✗ Not crash-proof

We argue for a NVRAM + SRAM architecture

→ [TI FRAM Series, 2013]

slide-10
SLIDE 10

10

Plan

  • I. Introduction

II.Contribution III.Validation

slide-11
SLIDE 11

11

Contribution

Goal: build a reboot-proof system for a SRAM + NVRAM memory architecture Two tasks:

(1) Saving the system state before a power-failure

→ On a SRAM + NVRAM architecture

(2) Doing so at the right time

→ With low overhead

slide-12
SLIDE 12

12

(1) Incremental Checkpointing

RAM NVRAM

V

t

Vboot Vdeath

✔ ✘

Vchkpt

slide-13
SLIDE 13

13

(2) Monitoring system's energy

V t

Vboot Vdeath

t2

2 timer based methods:

  • Linear extrapolation
  • Dynamic adaptation

t1

Vchkpt

slide-14
SLIDE 14

14

Plan

  • I. Introduction

II.Contribution III.Validation

slide-15
SLIDE 15

15

Evaluation platform

We want a hardware platform with :

– SRAM + NVRAM memory architecture – Energy buffer – Energy harvester

Simulation → reproducibility

→ exploration

slide-16
SLIDE 16

16

Evaluation platform

Energetic traces

slide-17
SLIDE 17

17

Preliminary results

  • Benchmarks:

crc 1e5 rsa

Lifecycles 4 3 10

  • Checkpointing ratio:

83% 70% 23% → Incremental checkpointing

  • 9% 53%
slide-18
SLIDE 18

18

Conclusion & Perspectives

  • Incremental checkpointing
  • Timer driven

We are currently working on :

  • Learn the checkpointing threshold
  • Improve our NVRAM models
  • Improve our energetic model
  • Diversify our benchmarks
  • Design a real platform
slide-19
SLIDE 19

19

NVRAM characteristics