[PPT] - IDROGEN High speed acquisition board Daniel Charlet 1 ,Cedric Viou 2 PowerPoint Presentation

SLIDE 1

1

IDROGEN

High speed acquisition board

Daniel Charlet1,Cedric Viou2,Jean-Pierre Cachemiche,Damien Tourres

1 : Laboratoire de l'Accélérateur Linéaire Université Paris XI, 91898 Orsay 2 : Station de Radioastronomie de Nançay, Observatoire de Paris, PSL Research University, CNRS, Université d’Orléans, 18330 Nançay, France

SLIDE 2

2

Daniel Charlet Guiyang -09-2018

Agenda

 DAQGEN  NEBULA  IDROGEN  White Rabbit

SLIDE 3

3

Daniel Charlet Guiyang -09-2018

DAQGEN project

 Acquisition system for physic  Open system : Hardware, firmware, software for

IN2P3 *

 Base on the know-how of different IN2P3

laboratories

 Hardware : Schematics & brd  Firmware : Low level interface  Software :  Slow control  Configuration  Data acquisition

* French National Institute of Nuclear and Particle Physics

SLIDE 4

4

Daniel Charlet Guiyang -09-2018

DAQGEN ARCHITECTURE

 Standard : xTCA for Physics

 Based on on the shelf component  Crate controler : MCH N.A.T  Backplane data readout :

PCIe 4x Gen3 ou Eth10G.

 Data transfer :  Eth10G, PCIe-over cable (NAT

compagny)

 100GEth (in development by NAT)  Configuration : 1GEth & IP bus.

SLIDE 5

5

NEBULA Board

SLIDE 6

6

Daniel Charlet Guiyang -09-2018

PAON IV Analog chain limitation 1

LNA ADC FPGA LNA

RF Prototype Board

IF LO=1.2GHZ IF Low pass Filter Pass band Filter RF RF RFout 1 2 Gain=19DB Gain=20DB Gain=20DB

50 Ω 10m 50 Ω 50m

PLL Master Frequency

LO Prototype Board

RF Splitter 1/8 LO=1.2GHZ 1 2 3 4 5 6 7 8 50MHz

Antenna board

Phase-locked loop Mixer IF: Intermediate frequency Low-pass Filter Ampli Ampli Gain=30DB

 Local oscillator distribution  Phase stability  Temperature stability

SLIDE 7

7

Daniel Charlet Guiyang -09-2018

PAON IV Analog chain limitation 2

50 Ω 8m 50/75 75 Ω 50m 75 Ω 10m

ADC

50 Ω 1m 75 75Ω LNA Amplifier

Central frequency 1375Mhz Bandwith 250Mhz Sampling frequency 500Mhz OL

50 Ω 2m 50/75 50 Ω 0.5m

ADC

50 Ω 50m LNA Amplier

OL

SLIDE 8

8

Daniel Charlet Guiyang -09-2018

NEBULA board

MTCA 4.0 standard, Double-width,

full size AMC.

FPGA : 5AGTMC7G3F31
Stand alone mode (12v)
ADC 2 channels 1GSPS.
White Rabbit compliant.
On board configuration (µC)
Very low noise synthesizer PLL

synthesizer cleaner (LM04828)

Front panel : WR SFP+

2x SFP+ 10GbEth

Backplane connectivity :

Gbe IP bus,PCI 4x Gen3, IPMB, CLK & trigger lane.

10Gb

LMK04828

µC ATMEGA Power CTRL DS1014

IPMI

Data Synch & config

SPI I2C SPI FPGA ctrl/cde & conf SPI

SSRAM 512K Flash x 2 1Mb EPLD MAXV

ADC 081020 2x 1GSPS

Input bandwidth : 2Ghz

Data/config 1Gb

config

10Gb

WhiteRabbit

IPMB

WR

IPBus

PCIE x4

Eth Eth

SLIDE 9

9

WR components PLL Cleaner

NEBULA board

SLIDE 10

10

f =490MHz 4℮6 samples f =990MHz 4℮6 samples f =1990MHz 4℮6 samples f =1490MHz 4℮6 samples

NEBULA board, DAC test

SLIDE 11

11

NEBULA board, WhiteRabbit test sytem

Paris Observatory

( SYRTE) collaboration

SLIDE 12

12

NEBULA board, PPS test 1

Paris Observatory ( SYRTE) collaboration.
Future test :
long distance > 100Km
Firmware upgrade (freq DDMTD)
400 fs after 1000s over 100 m

1ps

SLIDE 13

13

NEBULA board, PPS test 2

~700 Fs after 10 days & air conditioning problem

1ps 10 days

SLIDE 14

14

IDROGEN Board

SLIDE 15

15

Daniel Charlet Guiyang -09-2018

Carte IDROGEN

MTCA 4.0 standard, Double-width,

full size AMC.

FPGA : 10GX027H4F34
Stand alone mode (power 12v)
HighPinCount FMC slot.
White Rabbit compliant.
Front panel connectivity : WR SFP+

QSFP+ 40G, USB

Backplane connectivity :

1Gbe IPbus,PCI 4x Gen3, IPMB, CLK & trigger lane.

RTM connector : J30.
Low cost

FMC+

Eth-40G Eth-1G PCIe 4x Gen3/ ETH 10G AMC connector

white-Rabbit

Eth-1G

QSFP+ SFP+

Data transfert

4 80 diff

Config. & CTRL

Eth-1G

Serial link 1G IPBus

Data transfert &

Config. & CTRL

8 GX 4 1 1 1 R T M 28 diff Clk synthesiser Jitter cleaner

ARRIA 10

SLIDE 16

16

Daniel Charlet Guiyang -09-2018

On board configuration (µC)
Very low noise synthesizer PLL

synthesizer cleaner (LM04828) for

WR clk and derived clkl.
Dedicated PLL for serial links
Integrated USBBlaster II.
FPGA configuration : Active serial,

IP bus.

External connectivity : PPS, Trigger,

Ext CLK.

ARRIA 10 SX 10AX027H4F34

IP bus Ethernet 1G

PCIEx 4x Gen3 IPMB ATMEGA128 EPCQ

SFP+

Ethernet 40G RTM

Ethernet 1G White rabbit Ethernet 1G Serial link 40G

spi PPS / trig.Ext

MAX10

I2C

Cypress FX2LP

JTAG AS prog

LMK04828 CLK.Ext CLK 28 160 7 10

SPI

QSFP+

I2C I2C

USB

IDROGEN board

JTAG

SI5338

I2C

CLK 4 FMC+

USB USB

SLIDE 17

17

4DSP FMC 125

Form factor FMC+.
Cooling : air condition
Function : Analog input :
Data rate 5000 (1ch), 2500 (2ch) 1250 (4ch).
Channels : 1 , 2 or 4
Coupling AC
Resolution 8 bits.

SLIDE 18

18

VCCP, VCC MAX8517 PLL 0.7a max Stand-alone mode

LTM4627 LTM4627 1,03v AMC con. 12v

EN6347 Filter VCCR_GXB VCCT_GXB

1,8v

VCCPGM VCCBAT VCCIO VCCH_GXB

3.3v 0,9v

Seq 2 Seq 3

WR Filter

3.3v

Iout 15A Iout 15A 3.3V Power-management

Seq 1

MAX8527

3.3v

Max 17545 Ena VCCA_FPLL Filter Other components EN6360

Seq 4

Filter Filter 12V FMC

Power con. 12v

Max 17545

3.6v

3.3V FMC 1.8V FMC 12V RTM

Seq 5

Filter

IDROGEN board, power tree

SLIDE 19

19

IDROGEN board, clock tree

10AX027F35

DAC AD5662 DAC 16b AD5662 VCTCXO 25MHz VCXO 25MHz DAC AD5662 DAC 16b AD5662 DAC SPI

LMK_CLK0 WR DMTD RFCLKL 10Gb

LMK04828

Clkref

100MHz 100 MHz

MAX 10

CLKB clkref clkref AMC_clk2 clkref

25 MHz 25 MHz CLK_SMA

CLKT clk_free ref_in1 ref_in0

XTCA connector AMC_ clk1

AMC_clk1 PCIECLK

SI 5338

156.25MHz 100 MHz 125 MHz

RFCLKL 1Gb

RTM 100 MHz RTM_ clk0 RTM30_clk1 RTM30 clk0

PLL_out Trig_out Trig_in

Triga_1 Triga_0

GBT_CLK0 CLK CLK0_M2C CLK3_bidir GPIO CLK2_bidir LMK_CLK1 LMK_CLK2 LMK_CLK4 CLK1_M2C LMK_CLK8 FMC_LA_CLK FMC_LA_CLK CLK_WR GPIO Clkref LMK_CLK12 LMK_CLK12 Clkref_FMC GBT_CLK1 CLKUSR

50 MHz 100MHz

SLIDE 20

20

Eth1G

FPGA Avallon bus

A M C c

n

n e c t

r

Eth1G

JTAG

IP_bus

MAX 10 Cypress EPCQ_L USB JTAG FMC RTM Swich JTAG USB blaster II JTAG AS prog

Remote Update IP

PCIe

PCIe SFP+

Serial link

MMC

Carte IDROGEN, configuration FPGA

SLIDE 21

21

Eth 1g

VCXO 50Mhz

Ref clock generator PLL 2 PLL 1

LMK04828 Clock jitter cleaner

DAC VCXO 25MHz 25MHz VCXO

DDMT clock generator DAC

125MHz

DS18S20 Temp & Serial num

Endpoint Lattice Micro32 Periph Phy Wishbone crossbar DDMT PLL

WR PTP core

Flash

FPGA

PLL 125MHz SysCon DDMT SoftPLL PLL 62.5MHz

User core

125MHz 62.5MHz 125MHz

https://www.ohwr.org/projects/white-rabbit

IDROGEN, Whitte Rabbit implementation

SLIDE 22

22

Endpoint Wishbone crossbar EB master wrapper Mini-NIC Wishbone crossbar RAM Fabric redirection Lattice Micro32 SoftPLL SysCon PPS Periph UART Bulid ID Wishbon Avalon Avalon crossbar EEPROM Tunable

scillators

JTAG Master Phy

WR PTP Core Ethernet 1G WR

Wishbone crossbar RAM https://github.com/GSI-CS-CO/bel_projects http://www.ohwr.org/projects/white-rabbit/wiki/WRReferenceDesign

White Rabbit firmware

SLIDE 23

23

Phy

WR PTP Core Data acquisition

Etht 40G

WR Eth 1G Etherbone & Avalon Bridge

WR clk PPS TBI/serdes

Avalon MM M WB M

So Si WB S

FMC

Avalon MM S

Si So

Ext

scillator

Data transfer

Avalon ST So Avalon ST Si

PCIe

Avalon MM S Avalon MM S Avalon MM S

IP Bus

Etht1G

IDROGEN Firmware

SLIDE 24

24

Daniel Charlet Guiyang -09-2018

IDROGEN board, brd

SLIDE 25

25

Daniel Charlet Guiyang -09-2018

WHITE RABBIT

SLIDE 26

26

Daniel Charlet Guiyang -09-2018

An extension to Ethernet which provides:

–

Synchronous mode (Sync-E)

–

Deterministic routing latency

Sub-nanosecond synchronization in WR is achieved by using the following three

technologies together:

–

Precision Time Protocol (IEEE1588).

– Synchronous Ethernet.

–

DMTD phase tracking. Open hardware (CERN )

SLIDE 27

27

Daniel Charlet Guiyang -09-2018

Synchronizes local clock with the

master clock by measuring and compensating the delay introduced by the link.

Link delay is measured by

exchanging packets with precise hardware transmit/receipt timestamps.

Precision Time Protocol (IEEE1588)

SLIDE 28

28

Daniel Charlet Guiyang -09-2018

Synchronous Ethernet

–

All network nodes use the same physical layer clock,

generated by the System Timing Master.

PTP is used only for compensating clock offset.
Having the same clock frequency everywhere enables

phase detector technology as the means of measuring time.

SLIDE 29

29

Daniel Charlet Guiyang -09-2018

Phase tracking

Measure the phase shift between transmit and receive clock on the master side, taking the advantage of Synchronous Ethernet. Monitor phase of bounced-back clock continuously. Phase-locked loop in the slave follows the phase changes measured by the master.

SLIDE 30

30

Daniel Charlet Guiyang -09-2018

Digital Dual Mixer Time Domaine phase detector

SLIDE 31

31

Daniel Charlet Guiyang -09-2018

Conclusion

 End of Board routing in October.  Board test in november  Firmware develop on evaluation board (ATILA sce REFLEX).  Installation on PAON IV second quarter of 2019.  Future development :  Compact version of Idrogen (removing FMC+ slot).  Enhance WR stability on very long distance > 100Km (SYRTE)

SLIDE 32

32

Daniel Charlet Guiyang -09-2018

Idrogen stackup

1 55 Signaux 85 Ohm 2 40 GND 3 17 Signaux 85 Ohm 4 40 GND 5 17 Signaux 85 Ohm 6 40 PWR 3,3v 7 70 PWR 0,9v/12v /1,8v 8 70 GND 9 40 PWR 10 17 Signaux 85 Ohm 11 40 GND 12 17 Signaux 85 Ohm 13 40 GND 14 55 Signaux 85 Ohm 75 1 100 2 100 3 100 4 100 5 50 6 50 7 50 8 100 9 100 10 100 11 100 12 75 13