GLI Processing Subsystem Development Status GLI Workshop @Kanazawa - - PowerPoint PPT Presentation

▶
gli processing subsystem development status
SMART_READER_LITE
LIVE PREVIEW

GLI Processing Subsystem Development Status GLI Workshop @Kanazawa - - PowerPoint PPT Presentation

Jun 22, 2023 104 likes •229 views

GLI Processing Subsystem Development Status GLI Workshop @Kanazawa Japan Arata Ikejo November 7 10, 2000 NASDA EOSD Table of Contents 1. GLI Processing Subsystem Overview 2. GLI Processing Subsystem Development Status 3. Level-1

slide-1
SLIDE 1

GLI Processing Subsystem Development Status

GLI Workshop @Kanazawa Japan Arata Ikejo November 7 – 10, 2000 NASDA EOSD

slide-2
SLIDE 2
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 1

Table of Contents

  • 1. GLI Processing Subsystem Overview
  • 2. GLI Processing Subsystem Development Status
  • 3. Level-1 Processing System Overview
  • 4. Higher Level Processing System Overview
  • 5. Picture of GLI Processing Subsystem
slide-3
SLIDE 3
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 2

  • 1. GLI Processing Subsystem Overview

1.1. System Overview 1) General Function

  • a. Input GLI 1Km and 250m Level-0 Data processed by ADEOS-II Recording System and

Kiruna Station, and output Level-1 and Higher Level Products. Level-1 Products are Level-1A and Level-1B. Higher Level Products are Level-2A, Level-2, Level-3, Level-3StaMap.

  • b. Automatic Level-1 and Higher Level processing scheduling.
  • c. Generate Near Real-time Level-1 and Higher Level Products.
  • d. Generate Level-1 and Higher Level Map Products (Level-1B Map and Level-2Map) by user
  • rder.
  • e. Reprocess Level-1 and Higher Level Products.
  • f. Inspect processed Level-1 and Higher Level Products.

Hatoyama Receiving System Kiruna/NASA Receiving System ADEOS-II Recording System GLI Lev. 1 Processing System GLI Higher Lev. Processing System ADEOS-II Processing Subsystem ADEOS-II Mission Operation and Management Organization EOIS (Data Archive, Browse, Catalog) EOIS (Data Distribution) NOAA, JMA, JAFIC User GLI Processing Subsystem ADEOS-II Processing System

Near Real-time Products GLI Products, etc. GLI L1 Products GLI Higher Level Products GLI Level0 Data Mission Information Mission Information GLI Level-1B Product

slide-4
SLIDE 4
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 3

  • 1. GLI Processing Subsystem Overview

2) System Operation

<GLI Level-1 Processing System>

  • Generate Level-1 Products and Near Real-time Products from GLI-1Km data

within 35 minutes after receiving Level-0 Data of every downlink.

  • Generate 30 scene Level-1 Products from GLI-250m Data within 8 hours.
  • Generate Level-1 Product from 3 day Level-0 Data processed from Raw Data

received by foreign stations within 72 hours.

  • Generate Map Products by user orders and reprocess during idle time.

<GLI Higher Level Processing System>

  • Process and reprocess 1 day observed GLI Data within 1 day.
  • Generate Near Real-time Products within 2 hours after receiving Level-0 Data.
  • Generate Map Products by user orders during idle time.
slide-5
SLIDE 5
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 4

  • 2. GLI Processing Subsystem Development Status

2.1. Level-1 Processing System Software

1) CDR#1 and #2 --- completed by 1999/9E 2) GLI Level-1 Processing System Internal Test --- completed by 2000/3B 3) ADEOS-II Ground System Internal Test (ADEOS-II Integration Test Part I) --- completed in 2000/7E 4) NASDA Ground System (ADEOS-II Ground System, EOIS and TACC) Internal Test (ADEOS-II Integration Test Part II)--- will complete by 2000/11B 5) NASDA, NASA, NOAA and CNES Test (ADEOS-II Mission Simulation Test No.1 and No.2) --- will complete in 2001/7E

2.2. Higher Level Processing System Software (EOC)

1) CDR#3 --- completed in 2000/7B 2) First version of Higher Level Algorithm Software from EORC --- will be provided to EOSD by 2000/11M 3) ADEOS-II Integration Test Part I --- will complete by 2001/3E 4) ADEOS-II Integration Test Part II and ADEOS-II Mission Simulation Test --- will completer by 2001/7E

slide-6
SLIDE 6
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 5

  • 2. GLI Processing Subsystem Development Status

2.3. Level-1 Processing Algorithm

1) First version of Algorithm --- developed by 2000/3B 2) Updating software based on Algorithm basis document Ver. 4 --- will complete by 2001/3E

Version Definition Release Date Ver.0.0

  • Based on Algorithm basis document version 2

2000/3B (Completed) Ver.0.1

  • Based on Algorithm basis document version 3 and

incorporate some modification of version 4 2001/3E Ver.0.2

  • ADEOS-II Launch version
  • Based on Algorithm basis document version 5(TBD)

ADEOS-II launch Ver.1.0

  • Based on Algorithm basis document version TBD
  • Incorporate the update by Initial checkout and GLI

Level-1 Algorithm initial calibration

  • Software version for GLI Level-1 routine processing

at EOC After Algorithm initial calibration After Ver.1.0

  • Incorporate the update by algorithm validation

After algorithm validation

Table 2-1 Algorithm version up plan

slide-7
SLIDE 7
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 6

  • 2. GLI Processing Subsystem Development Status

2.4. Development Schedule

1999 2000 2001 2002 2003 1 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 1 2 3

Milestone GLI Level-1 System Software Development GLI Higher Level System Software Development GLI Level-1 Algorithm Development Algorithm Basis Document version Algorithm Version Development Software calibration and validation ADEOS-II Launch (TBD) Ver.0.1 Ver.4 Update Initial Check-out Design, Coding and GLI Level-1 Proc. System Internal Test Algorithm Initial Calibration Ver.1.0 Ver.0.0 Design, Coding, GLI Higher Level Proc. System Internal Test, ADEOS-II Integration Test Part I (Higher Level) Design, Coding and GLI Level-1 Proc. System Internal Test ADEOS-II Integ. Test Part I ADEOS-II Integ. Test Part II ADEOS-II Mission Simulation Test CDR#3 Algorithm Provided from EORC ADEOS-II Integration Test Part II, Mission Simulation Test CDR#2 CDR#1 No.1 No.2 Ver.3 Draft Newer Version

  • Ver. 4
  • Ver. 3

Ver.2 Before Launch Version Update Year, Month Item

Figure 2-1 GLI Processing Subsystem Development Schedule

slide-8
SLIDE 8
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 7

  • 3. Level-1 Processing System Overview

3.1. System Overview

R A I D 5 N e t w

  • r

k S t

  • r

a g e ( G e n 5 X L E ) 1 M

  • E

t h e r S w i t c h

EOC 100M Ethernet Switch EOC Gigabit Ethernet Switch

A D E O S

  • I

I P r

  • c

e s s i n g S y s t e m I n t e r n a l L A N

L e v e l

  • 1

P r

  • c

e s s

  • r

# 1 ( S G I O r i g i n 2 ) HIPPI Switch L e v e l

  • 1

P r

  • c

e s s

  • r

# 2 ( S G I O r i g i n 2 ) E X A B Y T E ( 8 m m ) T a p e D r i v e N e t w

  • r

k L a s e r P r i n t e r ( Q M S 2 6 ) D

  • c

u m e n t a n d J

  • u

r n a l P r i n t P C ( C

  • m

p a qD e s k p r

  • 6

) 3 . 5 i n c h M O D r i v e P r

  • d

u c t I n s p e c t i

  • n

T e r m i n a l ( S G I O C T A N E / S S E ) P r

  • c

e s s i n g C

  • n

t r

  • l

T e r m i n a l ( S G I O C T A N E / S S E ) C D

  • R

O M D r i v e E X A B Y T E ( 8 m m ) T a p e D r i v e R A I D D i s k f

  • r

D a t a b a s e ( H i t a c h i D F 3 5 ) E X A B Y T E ( 8 m m ) T a p e D r i v e D L T 7 D r i v e D L T 7 D r i v e N e t w

  • r

k C

  • l
  • r

P r i n t e r ( F U J I F I L M P I C T R O G R A P H Y 3 ) C

  • l
  • r

H a r d c

  • p

y ( S I I P r

  • f

e s s i

  • n

a l C

  • l
  • r

P

  • i

n t 2 ) D L T T a p e L i b r a r y ( T i m b e r w

  • l

f 9 7 3 )

Figure 3-1 GLI Level-1Processing System Overview

slide-9
SLIDE 9
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 8

  • 3. Level-1 Processing System Overview

3.2. Hardware Configuration

1) Processing Control Terminal

  • SGI OCTANE/SSE
  • R10000@250MHz x 2, 512MB Memory,

18GB Disk 2) Product Inspection Terminal

  • SGI OCTANE/SSE
  • R10000@250MHz x 2, 512MB Memory,

18GB Disk 3) Level-1 Processor #1 and #2

  • SGI Origin2000
  • R10000@250MHz x 8, 2GB Memory, 27GB Disk

4) RAID5 Network Storage

  • Gen5 XLE, 600GB
  • HIPPI Interface

5) DLT Tape Library

  • StorageTek TimberWolf 9730, 840MB
  • 24 Cell, 2 DLT 7000 Drive

6) Document and Journal Print PC

  • Compaq Deskpro 6000
  • Pentium2@300MHz, 64MB Memory, 4.3GB Disk,

WindowsNT4

7) Color Hardcopy

  • SII Professional ColorPoint2

8) Color Network Printer

  • FUJIFILM PICTROGRAPHY3000

9) Network Laser Printer

  • QMS 2060
slide-10
SLIDE 10
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 9

  • 4. Higher Level Processing System Overview

4.1. System Overview

R A I D 5 N e t w

  • r

k S t

  • r

a g e ( H i t a c h i D F 4 ) 1 M

  • E

t h e r S w i t c h

EOC 100M Ethernet LAN EOC Gigabit Ethernet LAN

A D E O S

  • I

I P r

  • c

e s s i n g S y s t e m I n t e r n a l L A N

H i g h e r L e v e l P r

  • c

e s s

  • r

# 1 ( S G I 2 4 ) HIPPI Switch H i g h e r L e v e l P r

  • c

e s s

  • r

# 2 ( S G I 2 4 ) E X A B Y T E ( 8 m m ) T a p e D r i v e D

  • c

u m e n t a n d J

  • u

r n a l P r i n t P C ( C

  • m

p a qD e s k p r

  • E

N 6 6 ) 3 . 5 i n c h M O D r i v e P r

  • d

u c t I n s p e c t i

  • n

T e r m i n a l ( S G I O C T A N E / S S E ) P r

  • c

e s s i n g C

  • n

t r

  • l

T e r m i n a l ( S G I O C T A N E / S S E ) C D

  • R

O M D r i v e E X A B Y T E ( 8 m m ) T a p e D r i v e R A I D D i s k f

  • r

D a t a b a s e ( H i t a c h i D F 4 ) E X A B Y T E ( 8 m m ) T a p e D r i v e Fiber Channel Switch D L T 7 D r i v e D L T 7 D r i v e

Figure 4-1 GLI Higher Level Processing System Overview

slide-11
SLIDE 11
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 10

  • 4. Higher Level Processing System Overview

4.2. Hardware Configuration

1) Processing Control Terminal

  • SGI OCTANE/SSE
  • R12000@300MHz x 2, 512MB Memory, 36GB Disk

2) Product Inspection Terminal

  • SGI OCTANE/SSE
  • R12000@300MHz x 2, 512MB Memory, 36GB Disk

3) Higher Level Processor #1 and #2

  • SGI 2400
  • R12000@400MHz x 8, 4GB Memory, 90GB Disk

4) RAID5 Network Storage

  • Hitachi DF400, 1.5TB
  • Fiber Channel Interface

5) Document and Journal Print PC

  • Compaq Deskpro EN 6600
  • Pentium3@600MHz, 128MB Memory, 10GB Disk, WindowsNT4
slide-12
SLIDE 12
  • Nov. 7 -10, 2000

GLI Workshop@Kanazawa Japan Page - 11

  • 5. Picture of GLI Processing Subsystem

Figure 5-1 Picture of GLI Processing Subsystem

Higher Level Processing Control Terminal Higher Level Product Inspection Terminal Higher Level Processor #1 Higher Level Processor #2 Level-1 Processor #1 Level-1 Processor #2 Level-1 RAID5 Network Storage Higher Level RAID5 Network Storage Level-1 Processing Control Terminal Level-1 Product Inspection Terminal Color Hardcopy Color Network Printer Network Laser Printer Label Printer