George J. Starr Jie Qin Bradley F. Dutton Charles E. Stroud F. - - PowerPoint PPT Presentation

▶
george j starr jie qin bradley f dutton charles e stroud
SMART_READER_LITE
LIVE PREVIEW

George J. Starr Jie Qin Bradley F. Dutton Charles E. Stroud F. - - PowerPoint PPT Presentation

Mar 09, 2023 133 likes •344 views

George J. Starr Jie Qin Bradley F. Dutton Charles E. Stroud F. Foster Dai Victor P. Nelson 1 Goals Model Design Top Level Architecture Program Program VHDL Generation Example Implementations

slide-1
SLIDE 1

George J. Starr Jie Qin Bradley F. Dutton Charles E. Stroud

  • F. Foster Dai

Victor P. Nelson

1
slide-2
SLIDE 2
  • Goals

Model Design

Top Level Architecture

Program

Program

VHDL Generation Example Implementations

Experimental Results Summary

2
slide-3
SLIDE 3
  • Perform on chip calculations of:

Linearity Frequency Response Noise Figure Noise Figure

BIST

Built-In Self-Test

3
slide-4
SLIDE 4
  • 4
slide-5
SLIDE 5
  • 5
slide-6
SLIDE 6
  • TableEntry= A*sin(3.141592* I / (2*B) )

A is the magnitude of the output

○ A=2#of magnitude bits-1

B is the number of entries in the table B is the number of entries in the table

○ B=#of table entries

I is the table index value

B-1 A

6
slide-7
SLIDE 7
  • case table_index is

when 0 => table_value := 0; when 1 => table_value := 1304; table_value := 1304; when 2 => table_value := 2401; when 3 => table_value := 3001; ………

7
slide-8
SLIDE 8
  • 0.8
  • 0.6
  • 0.4
  • 0.2
0.2 0.4 0.6 0.8 1

A Sin

500 1000 1500 2000 2500 3000 3500 4000 4500 5000
  • 1
  • 0.8
  • 0.6
  • 0.4
  • 0.2
0.2 0.4 0.6 0.8 1 500 1000 1500 2000 2500 3000 3500 4000 4500 5000
  • 1

A Cos

8
slide-9
SLIDE 9

!"#

9
slide-10
SLIDE 10

!"#

10
slide-11
SLIDE 11

!"#

11
slide-12
SLIDE 12

$%&

DAC DUT Mux ADC

C R

_ +

FPGA TPG ORA

12

R R R R R R C C

slide-13
SLIDE 13

'

13
slide-14
SLIDE 14

(

0dB

  • 10dB
  • 20dB

25dB 40dB

  • 30dB
  • 40dB
  • 50dB
  • 60dB
  • 70dB

F1 F2 2*F2-F1 2*F1-F2

14
slide-15
SLIDE 15
  • 25dB

80dB rength (dB)

Very Non-Linear System Linear System

15

Frequency (Hz) Frequency (Hz) Signal Stren

slide-16
SLIDE 16

)*'+

dB)

16

Frequency (Hz) Gain (dB

slide-17
SLIDE 17

)*'+,

ans)

0 Degrees

17

Phase (radian Frequency (Hz)

  • 90 Degrees
slide-18
SLIDE 18

)

) ( ) ( log * 10 db SNR db SNR SNR SNR e NoiseFigur

  • ut

in

  • ut

in

− =         =

SNRIN = 109dB SNROUT = 81dB NF = 28dB (dB) 81dB

18

RunTime=0.52s Signal Strength (d Frequency (Hz)

slide-19
SLIDE 19
  • Capability to measure

Linearity Frequency Response Noise Figure

Automatic Generation of VHDL

Automatic Generation of VHDL

Overcome lack of VHDL trigonometric functions Implementation in any mixed-signal system

○ FPGA and ASIC

Fast & accurate measurements compared

to external test equipment

19
slide-20
SLIDE 20
  • .
20