ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
Digital Video Recorder Digital Video Recorder Advisor: Prof. Andy - - PowerPoint PPT Presentation
Graduate Institute of Electronics Engineering, NTU Digital Video Recorder Digital Video Recorder Advisor: Prof. Andy Wu 2004/12/16 Thursday ACCESS IC LAB ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Outline Outline
Graduate Institute of Electronics Engineering, NTU
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P2
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P3
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P4
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P5
Partition software function blocks:
ISR for frame acquiring/output ISR for User interface Message pass in main process Library package:
File system DSP library Graphical User Interface
Plan carefully before direct access to hardware resource
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P6
Composite NTSC video Composite PAL video S-Video HDTV RGB video, YUV video VGA video
CCIR601 format CCIR656 format
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P7
Modulated chrominance is added to the luminance information along with appropriate horizontal and vertical sync signals, blanking information, and color burst information, to generate composite video waveform.
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P8
ADV7183: A multi-format SDTV Video Decoder
Automatically detect standard analog baseband television signal Support analog input compatible to : NTSC, PAL, SECAM Convert to 4:2:2 CCIR601/CCIR656 format
Data exchange with Blackfin processor through PPI Note: PPI connection and Video configuration switch (SW3)
PPI7~PPI0 Connect to Decoder output data, therefore you cannot choose output CCIR601(16bit) format on EZ-KIT. SW3 setting:
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P9
Analog Video Signal Digital Video Signal Serial Control Interface
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P10
Digital video format for transmission CCIR 601:
16 bit data + horizontal synchronous signal + vertical synchronous signal + clock, use 19 pins 13.5 MHz Clock 720 * 480 frame size Y:Cb:Cr = 4:2:2
CCIR 656
8bit data + clock, use 9 pins 27 MHz Clock 720 * 480 frame size Y:Cb:Cr = 4:2:2
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P11
How to acquire video sequence through DMA controller? Refer to \Analog Devices\VisualDSP 3.5 16-Bit\Blackfin\EZ- Kits\ADSP-BF533\Examples\Video Input\C You can get more introduction to CCIR656 format in ADSP- BF533 Blackfin Processor Hardware Reference, page 11-14
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P12
Support composite, component S-Video, component YUV, RGB, EuraSCART, YUV + Chroma video format Support 4:2:2 CCIR601/CCIR656 format Serial MPU control interface (I2C compatible)
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P13
Analog Video Signal Serial Control Interface Digital Video Signal
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P14
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
P15