An Efficient Associative Processor Solution to Air Traffic Control
Mike Yuan* Johnnie Baker* Frank Drews# Lev Neiman# Will C. Meilander+
(* Kent State University, # Ohio University, + Retired, Goodyear Aerospace & Kent State University)
An Efficient Associative Processor Solution to Air Traffic Control - - PowerPoint PPT Presentation
An Efficient Associative Processor Solution to Air Traffic Control Mike Yuan* Johnnie Baker* Frank Drews # Lev Neiman # Will C. Meilander + (* Kent State University, # Ohio University, + Retired, Goodyear Aerospace & Kent State University)
(* Kent State University, # Ohio University, + Retired, Goodyear Aerospace & Kent State University)
By JOAN LOWY (AP) – April 22, 2010
4
5
Real time database Flight plans update Collision avoidance Conflict resolution Restriction avoidance Terrain avoidance Weather status Aircraft data Terminal conditions Pilot Autovoice advisory Controller displays Track data Radar GPS Radar
minimize fuel consumption and time delays.
responsible for avoiding potential aircraft conficts.
most CD&R algorithms
turns, accelerations, etc.
become inaccurate as the number of aircraft increases.
6
7
a few additional associative features.
least the ring topology.
Aerospace during the 1970’s and 1980’s
9
10
constant time
identifies whether any parallel variable contains the data item used in the search.
AnyResponders is true to return the location in a parallel variable that contains the data item.
11
broadcast and a reduction network.
properties can supported in constant time.
Reference: M. Jin, J. Baker, and K. Batcher, Timings of Associative Operations on the MASC model, Proc. of the Workshop of Massively Parallel Processing of IPDPS ’01, San Francisco, CA, April, 2001
12
Architectural examples include Goodyear Aerospace’s STARAN USN ASPRO
C E L L N E T W O R K
Memory
CELLS
ALU Memory ALU Memory
ALU
Instruction Stream
processor.
time.
records for at most one aircraft.
processors in a large SIMD is typically small, due to cost restrictions.
execute n instances of the same task in essentially the same time as it takes to execute 1 instance of this task.
the running time for the AP does not increase as the number of aircraft increase.
aircraft is inefficient,
very small is essential for real-time computing with short deadlines.
from 1 to k
major real-time cycle will decrease rapidly.
small memories so that the cost of a large numbers of them is affordable.
14
broadcast bus or interconnection network.
scheduling.
shared resource management, preemption, data locking, lock management, etc.
15
computers) as they have only one instruction stream.
Intractability: a Guide to the Theory of NP-completeness. W.H. Freeman, 65-66, 238-240, New York, 1979.
16
17
number of handoffs required for aircraft.
regions
18
swazzle (i.e., ring interconnection) network.
processor (MTAP), and is shown on next slide.
96 Gbytes (on-chip memory).
19
20
in order to obtain a more SIMD-like environment.
synchronously on their individual data.
similar to standard C.
variables
variable and used by the control unit (or IS).
21
The CSX600 coprocessor is SIMD, so only the associative functions need to be emulated efficiently
assembler and have extremely fast implementations:
implementations:
22
23
4.
24
Offers tight upper bounds on the task’s execution
14000 in increments of 1000
samples
is a common normalized measure of dispersion, and is defined as the ration of the standard deviation to the mean
dimensionless
Hardware
ClearSpeed CSX 600 96 PE’s (only one of the two chips was used) Dual Processor Xeon E5410 Quad Core 2.33 GHz system (total of 8 cores) with 32 GB of main memory and 6MB
CPU
Software
CSX600 SDK Linux Kernel release 2.6.22 gcc compiler version 4.1.3 Intel Streaming SIMD extensions enabled
for a very large number of aircraft.
aircraft per processors.
executed on a single core. (SSE)
POSIX Pthreads
performance limiting effects such as false sharing, cache- ping-pong, and high lock contention
locking whenever possible.
for both STI and MTI
28
Maximum Execution Times
5 10 15 20 25 30 35 4000 5000 6000 7000 8000 9000 10000 11000 12000 13000 14000 number of planes execution time [seconds] STI (SSE) MTI (SSE) SIMD
30
Coefficient of Variation [Logarithmic Scale]
0.0001 0.001 0.01 0.1 1 4000 5000 6000 7000 8000 9000 10000 11000 12000 13000 14000 number of planes coefficient of variation [stddev/mean] STI MTI SIMD
32
33
aircraft.
for ATC as current operations are combined and more redundancy added.
processor should not increase significantly as the number of aircraft increases up to max nr of PEs
claim on CSX600
34
by an AP
running time for the CSX600 is very small in comparison to MIMD.
running time and have highly unpredictable worst case running time.
smaller in size
than for current MIMD software.
than current hardware.
35
see if this substantiates claims of being nearly constant.
number k of planes per processor increase.
MTI (MIMD models) and get more comparative timings.
8) on ClearSpeed CSX600. Then implement on MIMD systems of similar power and compare efficiency and predictability.
FERMI chip.
ClearSpeed.
36
Simulated environment 4,000 Reports – 2,000 Tracks Routine Instruction Time in milliseconds/scan count Predicted Measured
Association pairing 415 * 640.0 Compare and sort 1012 * 14.0 Correlation 788 22.16 4.5 Tentative Track 555 16.68 12.5 Track Update 661 14.84 8.9 Hghtup 407 2.68 2.9 Range Prediction 640 37.04 24.77 Association gates 443 9.12 8.0 Kalman Tracking 1026 46.64 39.2 Track Quality 209 7.28 5.06 Air/Surface 326 * 0.66 Establish Track 407 0.88 0.71 Final Bookkeeping 243 15.98 6.6
7132 767.8 msec
* not predicted 113.14 msec for ATC tracking
(The L304 Processor took 212 seconds for same jobs with 10 second limit off)