MIMO OFDM Transceiver for a Many-Core Computing Fabric – A Nucleus based Implementation
Institute for Communication Technologies and Embedded Systems
- T. Kempf, D. Günther, A. Ishaque, G. Ascheid
MIMO OFDM Transceiver for a Many-Core Computing Fabric A Nucleus - - PowerPoint PPT Presentation
MIMO OFDM Transceiver for a Many-Core Computing Fabric A Nucleus based Implementation T. Kempf, D. Gnther, A. Ishaque, G. Ascheid ISS (Chair of Integrated Signal Processing Systems) Institute for Communication Technologies and Embedded
2
Flexible SDR
e.g UMTS Future SDR Mobile Phone
Source: Infineon Technologies
Free Area: Cost Savings
new Functionality Today‘s Mobile Phone e.g.GSM
Source: Infineon Technologies
Flexible SDR
e.g Bluetooth
Standard.exe → Device_1, ..., Device_n
Standard_1/Device_1 ↔ Standard_1/Device_2
Future SDR Mobile Phone
Source: Infineon Technologies
Free Area: Cost Savings
new Functionality Today‘s Mobile Phone e.g.GSM
Source: Infineon Technologies
Standard_1/Device_1 ↔ Standard_1/Device_2
Device ← Standard_1.exe, ..., Standard_n.exe
to power consumption of dedicated device (battery driven!)
Flexible SDR
e.g Bluetooth GSM.exe UMTS.exe LTE.exe On-the-fly Configuration
Standard.exe → Device_1, ..., Device_n
Standard_1/Device_1 Standard_1/Device_2
Future SDR Mobile Phone
Source: Infineon Technologies
Free Area: Cost Savings
new Functionality Today‘s Mobile Phone e.g.GSM
Source: Infineon Technologies
Standard_1/Device_1 Standard_1/Device_2
Device ← Standard_1.exe, ..., Standard_n.exe
to power consumption of dedicated device (battery driven!)
6
Nuclei
Transceiver Description
Transceiver Description
N 1 N 7 N 5 N 2 Non N Tasks
7
PE 2 (rASIP) PE 3 (DSP) MEM
PE 5 (FPGA) PE1 (ASIP) PE 4 (GPP)
HW Platform
Nuclei
Transceiver Description
Transceiver Description
N 1 N 7 N 5 N 2 Non N Tasks
8
NI
PE 2 (rASIP) PE 3 (DSP) MEM
PE 5 (FPGA) PE1 (ASIP) PE 4 (GPP)
HW Platform PEs PE 2
PE 1 NI
Nuclei
Transceiver Description
Transceiver Description
N 1 N 7 N 5 N 2 Non N Tasks
Mapping & Evaluation
9
PE 2 (rASIP) PE 3 (DSP) MEM
PE 5 (FPGA) PE1 (ASIP) PE 4 (GPP)
HW Platform PEs Board Support Package PE 2 PE 1
NI
NI NI
10
IEEE 802.11n
11
OFDM Slot
12
a
σ
H H
1
2
−
s n
E σ
13
b
s n
E σ
E s σ n Q bQ a H
14
15
16
17
18
19
MMSE equalizer Better performance at little computational cost 4x4 MIMO, r=1/2, g1=(133)8, g2=(171)8, nconv=6144 bit, nldpc = 1944 bit H(C)–H(C|)
20
I(C,) = H(C
21
Fix-point issues at low FERs when using MMSE-QRD, SIC-MMSE
22
23
24
25
Task time (us) #cores Preprocessing (per OFDM frame) LS Channel Estimation 17.47 Equalizer Preprocessing 215.31 Actual Processing (per OFDM slot)
26
Actual Processing (per OFDM slot) OFDM Demodulation (mem. realign) 6.83 Equalizer (Actual Detection) 6.08 Soft Demapping (16 QAM) 2.84
27
28
kempf@ice.rwth-aachen.de