SLIDE 1
Chip Multiprocessor
2
Memory Access Latency Joshua San Miguel Natalie Enright Jerger - - PowerPoint PPT Presentation
Load Value Approximation: Approaching the Ideal Memory Access Latency Joshua San Miguel Natalie Enright Jerger Chip Multiprocessor main memory shared caches, network-on-chip private cache miss private cache private cache core core core
2
3
4
5
6
7
8
9
10
11
12
13
instruction address
global history buffer
tag tag tag tag tag tag tag tag
approximator table
local history buffer
14
15
16
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% fft lu raytracer smm sor
approximator coverage
17
18 baseline (precise) - raytracer load value approximation - raytracer