SLIDE 1
- Improving the Verification Flow
- !
- " #$%&'
Improving the Verification Flow - - PowerPoint PPT Presentation
Improving the Verification Flow - - PowerPoint PPT Presentation
Improving the Verification Flow
SLIDE 2
SLIDE 3
- !
The Design & Verification Gap
'&,%-./%0 12$ '(%0&%(0$%3/% '&($
!!"#$%&'
Collett Intl. 2003 Survey 4% 13% 17% 17% 20% 21% 23% 25% 28% 29% 35% 67% 0% 10% 20% 30% 40% 50% 60% 70% 80% Other flaws Firmware Power Race Condition IR Drops Mixed-Signal Interface Yield Clocking Slow Path Noise Analog Circuit Logical or Functional
SLIDE 4
- !
4+ 5''&$6
4+( ((
- %*
&%()
- '&')
- +4)
4 576 4'' 56 8' 54'6 8' 586 4
- 7'
SLIDE 5
- !
!
!
"
What is Smart-Lint and how can it help me?
- (
' ''
- 9
'(
- ''
($
#$
" (($ " (&(
: 7'( : #9
" (9
: ($(
SLIDE 6
- %
%
!
&' (
+ 956 + (( + #$( + ;9
SLIDE 7
- )
)
!
&'* +,$
596$( ' %*
- 99$3<%*
- 99''%*&=93>9>9%
assert_data_stable assert_data_stable
9 56 9 %*
assert_missing_sync assert_missing_sync
clk1 clk1 clk2 clk2
sig1
synchronizer synchronizer
SLIDE 8
- !
&'* .+$$
%%
- ;'(%&(
&(&(''?
>> @5 04A63590B>0 >&' C(>>&'6D $%E5 96(>>&' FG>&'D
Gray code behavior
SLIDE 9
- /
/
!
A different way to address the coverage challenge
#$$'%''()
+ (: '(, + 8'(: '('(
')
+ #$$'88H'%$&I) + #$$'$88H'J%)
4''((& ''
+ #88H&%)#88H&') + #88H+$9) + K'&L''JL'' + 1,'88H
FIFO rst_l clk push pop in
- ut
SLIDE 10
- 01
01
!
22$
#$(%$() 8,?
+ &%'0$<%* + M<('0%'
$? " N9($(' " 9$(
+ $(&$90$($( ( + 8'9$&$$(
SLIDE 11
- 00
00
!
3
L'? + M('&'
)
+ #$''
()
M+$(% ($' '5'' L'6 M&'($(<&'' () + $(&') + ')) + 9841(') $'(&&%%&') + O+*841(& + O&8418419
SLIDE 12
- !
&'4
&' 4'984KN' $&'3 (9 $0%0
- P&&%*Q
- P4%'((%*Q
5$
- %H7< &(<%'
#$(%' '
- 5'6 $'
M$?
- M('(
- ;'$(
! !
SLIDE 13
- !
+
" 4+((( " 4+('5(6 " N,
+ 7'1&%'%%( + (('%
" 1
SLIDE 14
- !