Going with the Flow: Bridging the Gap between Theory and Practice in Physical Design
Patrick Groeneveld, Chief Technologist, Magma Design Automation ISPD 2010 San Francisco
Going with the Flow: Bridging the Gap between Theory and Practice - - PowerPoint PPT Presentation
Going with the Flow: Bridging the Gap between Theory and Practice in Physical Design Patrick Groeneveld, Chief Technologist, Magma Design Automation ISPD 2010 San Francisco Overview: Physical Design Flows The Nature of the PD problem
Patrick Groeneveld, Chief Technologist, Magma Design Automation ISPD 2010 San Francisco
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 2
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 3
Net list of Hyper Cells Placement
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 4
tools:
Placement, Routing, Optimization, Humans
Need to make this work
tools:
Extraction, STA, spice, DRC, LVS
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 5
Gate rewiring Detailed placer Global router Track router Detailed router Gate resizing Gate buffering Global placer Mapping Detailed
Global-level timer Sign-off DRC checker Timer & Extractor Sign-off Timer Buffering Clock Tree S. Finesim- Spice Formal Verification
Iterate:
Congestion prediction
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 6
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 7
Pushing all objectives simultaneously costs:
quality Runtime, design effort Speed, power, etc.
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 8
Synthesis algorithms cannot deliver good multi-objective trade-offs
Gate rewiring Detailed placer Global router Track router Detailed router Gate resizing Gate buffering Global placer Mapping Detailed opt. Global-level timer Sign-off DRC checker Timer & Extractor Sign-off Timer Buffering Clock Tree S. Finesim- Spice Formal Verification
Optimizing a single objective often makes other objectives worse.
Need gradual refinement flow using many algorithms
Synthesis algorithms need highly simplified models of reality
March 15, 2010 – Patrick Groeneveld - 9
March 15, 2010 – Patrick Groeneveld - 10
Gate input cap:
4fF
Wire cap:
50fF, of which
30-80% is to neighbors
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 11
acceptable?
fixes, rip-up and reroute
Routing Optimization Global routing Placement Logic Synthesis Floorplanning
GDS2
CAA LPC CMP
Physical Synthesis System
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 12
fail pass Probability Distribution Function
Run flow
designer
Objectives
Physical Design Flow
Needs Correction
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 13
Routing Optimization Global routing Placement Logic Synthesis Floorplanning Solution Cost
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 14
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 15
mistakes
Run tool flow Analyze results
run.tcl
Design data
Timing report
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 16
improvements?
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 17
actions and side-effects
physical plausability
“Engineers: think it, build it, demo it, declare victory”
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 18
Physical Design is not exempt`:
placement
placement
interoperability
in parallel on a GPU.
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 19
either”
Are you really willing to pay based on the evidence?
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 20
place Partition/budget Assemble Build each block in parallel
March 15, 2010 – Patrick Groeneveld - ISPD 2010- 21