Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer
Abdelkrim Kamel Oudjida Centre de Développement des Technologies Avancées Algiers, Algeria Septembre 10th 2010, Grenoble, France
CDTA
Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer - - PowerPoint PPT Presentation
Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer Abdelkrim Kamel Oudjida C entre de D veloppement des T echnologies A vances Algiers, Algeria CDTA Septembre 10 th 2010, Grenoble, France Controlled-Precision Pure-Digital
CDTA
Slide: 1/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
( )
1 U B R 1 6 f B A U D
C K
+ =
ATMEL Baud-Rate UBR Settings at Various Cristal Frequencies Source: ATMEL
< 1% Error Equation ( )
1 ︶ ︵ S P R C K
2 1 S P P R f B A U D
+
⋅ + =
MOTOROLA Baud-Rate ( )
D i v A d d V a l M u l V a l M u l V a l U D L L U D L M 1 6 1 6 f B A U D
C K
+ ⋅ + ⋅ ⋅ =
PHILIPS Baud-Rate
Slide: 2/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Controlled-Precision Frequency Synthesizer
X Y in
in
in c
in in c
Simplified Version of an Existing Algorithm Block Diagram of the Frequency Synthesizer
Source of Error
Slide: 3/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Double Simpling Technique on N Cycles of Fin 50% Duty Cycle Technique
Slide: 4/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
size _ bit _ reg _ Y 2
Slide: 5/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Main Features of the Solution
Slide: 6/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Main Features of the Solution Error Comparison
Slide: 7/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Frequency Bandwidth (Fc_Max) for N=1, X & Y Register Size = 8 Bits
Slide: 8/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Slice Utilization for N=1, X & Y Register size = 8 Bits
Slide: 9/9
A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz
CDTA
Error (%) Versus N Parameter
in c c
H
T T = D