Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer - - PowerPoint PPT Presentation

controlled precision pure digital square wave frequency
SMART_READER_LITE
LIVE PREVIEW

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer - - PowerPoint PPT Presentation

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer Abdelkrim Kamel Oudjida C entre de D veloppement des T echnologies A vances Algiers, Algeria CDTA Septembre 10 th 2010, Grenoble, France Controlled-Precision Pure-Digital


slide-1
SLIDE 1

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Abdelkrim Kamel Oudjida Centre de Développement des Technologies Avancées Algiers, Algeria Septembre 10th 2010, Grenoble, France

CDTA

slide-2
SLIDE 2

Slide: 1/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Problem

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

( )

1 U B R 1 6 f B A U D

C K

+ =

ATMEL Baud-Rate UBR Settings at Various Cristal Frequencies Source: ATMEL

( ) ( ) ( )

100 desired Baud actual Baud desired Baud Error % × − =

< 1% Error Equation ( )

1 ︶ ︵ S P R C K

2 1 S P P R f B A U D

+

⋅ + =

MOTOROLA Baud-Rate ( )

D i v A d d V a l M u l V a l M u l V a l U D L L U D L M 1 6 1 6 f B A U D

C K

+ ⋅ + ⋅ ⋅ =

PHILIPS Baud-Rate

slide-3
SLIDE 3

Slide: 2/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Objective

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Controlled-Precision Frequency Synthesizer

X Y in

F

in

  • ut

F Y X F ⋅ ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ =

in c

F K F ⋅ =

;

( )

⎟ ⎠ ⎞ ⎜ ⎝ ⎛ = X Y . K K g

;

( )

in in c

  • ut

F Y X X Y K F K F F ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ = ⋅ = = K g

Simplified Version of an Existing Algorithm Block Diagram of the Frequency Synthesizer

r Y K Y K + ⋅ ⋅ Y r < ≤

where

Source of Error

slide-4
SLIDE 4

Slide: 3/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Solution

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Double Simpling Technique on N Cycles of Fin 50% Duty Cycle Technique

slide-5
SLIDE 5

Slide: 4/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Features

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Precision

( )

1 X Y 1 K N 2 1 1 1 − ⎥ ⎦ ⎤ ⎢ ⎣ ⎡ + ⋅ ⋅ −

Error = Jitter = Duty-Cylce = (40% - 60%)

Switching Time

Latency = N.Tin + 2Tc

Frequency Bandwidth

Fin & Fout ≤ Fc_Max Size = ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ ⋅ ⋅ ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ X N Y Floor 2 Tc

( )⎥

⎦ ⎤ ⎢ ⎣ ⎡ + ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ + N / 1 K 2 1 . Y X 2 1

⎥ ⎦ ⎤ ⎢ ⎣ ⎡ ⋅ − ⋅ ≥ N 2 1 Y X 5 Ceil K

( )

( ) [ ]

size _ bit _ reg _ Y 2

2 2 K N 2 Log Ceil ⋅ + ⋅ ⋅

slide-6
SLIDE 6

Slide: 5/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Features

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Main Features of the Solution

slide-7
SLIDE 7

Slide: 6/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Physical Test

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Main Features of the Solution Error Comparison

slide-8
SLIDE 8

Slide: 7/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Characterisation

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Frequency Bandwidth (Fc_Max) for N=1, X & Y Register Size = 8 Bits

slide-9
SLIDE 9

Slide: 8/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Characterisation

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Slice Utilization for N=1, X & Y Register size = 8 Bits

slide-10
SLIDE 10

Slide: 9/9

Controlled-Precision Pure-Digital Square-Wave Frequency Synthesizer

Applications

A.K. Oudjida, PATMOS’10, September 10th 2010, Grenoble, France. Email: a_oudjida@cdta.dz

CDTA

Error (%) Versus N Parameter

Baud Rate Generator

5 389 2 = = ⇒ = = ⇒ =

in c c

F F K MHz F Y X MHz Y X 9 . 2 1 6 1 . 8 4 3 2 9 6

Pulse Width Modulation

( Fout ; D ) such that

  • ut

H

T T = D

Duty-Cylce =

( )⎥

⎦ ⎤ ⎢ ⎣ ⎡ + ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ + N / 1 K 2 1 . Y X D