(OISL) Final Presentation Dirk Uwaerts, FillFactory N.V. - - PowerPoint PPT Presentation

oisl
SMART_READER_LITE
LIVE PREVIEW

(OISL) Final Presentation Dirk Uwaerts, FillFactory N.V. - - PowerPoint PPT Presentation

Active Pixel Sensor CMOS Image Array for Optical Inter-Satellite Links (OISL) Final Presentation Dirk Uwaerts, FillFactory N.V. Schalienhoevedreef 20B B-2800 Mechelen OISL Final Presentation 1 ESTEC, March 7, 2001 Presentation outline


slide-1
SLIDE 1

OISL Final Presentation ESTEC, March 7, 2001 1

Active Pixel Sensor CMOS Image Array for Optical Inter-Satellite Links

(OISL)

Final Presentation

Dirk Uwaerts, FillFactory N.V. Schalienhoevedreef 20B B-2800 Mechelen

slide-2
SLIDE 2

OISL Final Presentation ESTEC, March 7, 2001 2

Presentation outline

  • Introduction

Project motivation, objective, scope, base line

  • Activities
  • Technical part
  • Image sensor outline
  • Specifications
  • Test & Measurement
  • Demo system features
  • Conclusions
slide-3
SLIDE 3

OISL Final Presentation ESTEC, March 7, 2001 3

Introduction

Project motivation:

The growing market of satellite telecom constellations (early 2000) asked for a cost-effective beam-tracking device that could withstand the radiation load encountered in low orbit. APS can offer benefits in terms of system-level cost-effectiveness, weight and volume. Start from the experience gained with ASCoSS design

slide-4
SLIDE 4

OISL Final Presentation ESTEC, March 7, 2001 4

Introduction

Attitude Sensor Concepts for Small Satellites (ASCoSS)

Co-operation with SIRA electro-optics, Contraves and IMT

(1997-1999)

Project objective:

Design a star tracker using novel technologies APS, MCM, Diffractive optics, …

» FOV 20° x 20° » Update rate 10Hz » NEA 1arc minute (2σ) » Dim star limit: 5 mv

Image sensor properties:

» 512 by 512 format , 25 µm pitch CMOS Active Pixel Sensor (APS) » ALCATEL Micro-Electronics 0.7 Analogue CMOS process » Patented N-well pixel structure results in high fill factor » On-chip 8-bit ADC

slide-5
SLIDE 5

OISL Final Presentation ESTEC, March 7, 2001 5

Introduction

ASCoSS:

Corrigible items

– Design flaws in output amplifier – Ghost image due to cross-talk – Low MTF due to epi-layer thickness – Pixel-to pixel non-uniformity – Low radiation tolerance

Conclusion of SIRA:

“The overall conclusion is that a sensor has been designed and breadboarded which could meet the target specification.”

– Positive: noise behavior – Precludes: low MTF, non-uniformity requires on-flight calibration, poor radiation tolerance.

slide-6
SLIDE 6

OISL Final Presentation ESTEC, March 7, 2001 6

Introduction

Objective:

Design a next-generation CMOS Active Pixel image Sensor (APS), capable

  • f tracking a laser beam beacon in Low Earth Orbit.

Start from ASCoSS specifications:

» Format: 512 by 512, 25 µm pixel pitch » Equal or better noise performance

Enhancements over ASCoSS:

» Enhanced radiation tolerance » Enhanced ADC resolution » Improved MTF » Improved Infra-red response » Addressable shift registers

Envisage broader field of applications:

Low- to medium accuracy star tracking Sun sensing

slide-7
SLIDE 7

OISL Final Presentation ESTEC, March 7, 2001 7

Introduction

Scope

– Design and fabrication of the image sensor – Electro-optical and limited radiation tolerance evaluation – Delivery of a limited number of samples – Construction and delivery of evaluation system

Not included:

Complete qualification testing :

environmental, life time, extended radiation testing, …

slide-8
SLIDE 8

OISL Final Presentation ESTEC, March 7, 2001 8

Introduction

Design base line:

CMOS Active Pixel Sensor (APS) with 4 diodes per pixel Format 512 by 512 pixels On-chip Fixed Pattern Noise (FPN) correction Programmable gain output amplifier 10-bit ADC Programmable windowing Radiation tolerant design technique (first time !)

slide-9
SLIDE 9

OISL Final Presentation ESTEC, March 7, 2001 9

Activities

Study logic, project timing

slide-10
SLIDE 10

OISL Final Presentation ESTEC, March 7, 2001 10

Activities

Design activities:

Preliminary design (WP1):

Architectural design: first-cut specification targets and floorplan Simulations of pixels, shift registers, output amplifier Design of pixel, shift register cell, ADC basic cell Selection of foundry

Detailed design (WP2):

Full custom IC layout with Cadence Virtuoso layout editor Drawing of about 100 basic unit cells Hierarchical design, based on parametric cells Start from scratch (first radiation tolerant design)

slide-11
SLIDE 11

OISL Final Presentation ESTEC, March 7, 2001 11

Activities

Production and testing (WP3):

Production at ALCATEL Micro-Electronics (WP 3.1) Electro-optical evaluation (WP 3.2)

Confirmation of design target specifications Spectral response, photo response, MTF, noise, dark current , …

Radiation testing (WP 3.3)

Only total dose test up to 230 Krad (device can probably sustain much higher levels)

Delivery of 40 samples to the agency (WP3.4)

Functional testing of all produced devices on wafer Packaging and re-testing selected devices for delivery

Construction of demo system (WP 3.5)

slide-12
SLIDE 12

OISL Final Presentation ESTEC, March 7, 2001 12

Technical part

Outline

Image sensor description Specifications Test & Measurement Packaging Demo system

slide-13
SLIDE 13

OISL Final Presentation ESTEC, March 7, 2001 13

Image sensor description

Features

  • Integrating APS in 0.5 µm CMOS technology
  • 512 by 512 pixels on 25 µm pitch
  • 4 diodes per pixel for improved MTF and PRNU
  • Radiation tolerant design
  • On-chip double sampling circuit to cancel Fixed Pattern Noise
  • Electronic shutter capability
  • Readout rate: up to 30 full frames per second
  • Fast windowing through pre-settable start point of read-out
  • On-chip 10-bit ADC
  • Ceramic JLCC-84 package
slide-14
SLIDE 14

OISL Final Presentation ESTEC, March 7, 2001 14

Image sensor description

Image sensor outline

Pixel Array 512 by 512 pixels Y address Decoder / Shift register 9 A8 … A0 Column amplifiers S R 512 1024 1024 X Address Decoder / Shift register 9

1024

X- start regist er- deco der Y- start regist er- deco der

  • Progr. gain

amplifier Bl ac kr ef Ca l G G 1 Aout 10-bit ADC 10 D9 … D0 Clk_ADC Ain 512

sel Rst Col

Ld_Y Ld_X

1024 Rst Sig

9 Y address Decoder / Shift register 9 C L K X Clk_Y

slide-15
SLIDE 15

OISL Final Presentation ESTEC, March 7, 2001 15

Image sensor description

Lay-out view

slide-16
SLIDE 16

OISL Final Presentation ESTEC, March 7, 2001 16

Image sensor description

Pixel design

Reset Read Col umn bus T1 T2 T3

Reset Integration Read/reset

Time Vout

slide-17
SLIDE 17

OISL Final Presentation ESTEC, March 7, 2001 17

Image sensor description

Charges can diffuse to neighboring pixels Cross talk : 20% MTF: 0.27

4 photodiodes

Almost all charges will be collected within the pixel Cross talk : 8% MTF: 0.4

4 photodiodes

Pixel design

slide-18
SLIDE 18

OISL Final Presentation ESTEC, March 7, 2001 18

Image sensor description

slide-19
SLIDE 19

OISL Final Presentation ESTEC, March 7, 2001 19

Image sensor description

Column amplifiers

Optimization (compared to ASCOSS):

Less sensitivity to Vth variations (radiation!) Better fixed pattern noise Less power dissipation Simpler timing diagram

Output amplifier

Designed for 12.5 MHz & 40 pF load

+

Offset unity gain driver Amplifier:

x1, x2, x4, x8

Sensor signal

slide-20
SLIDE 20

OISL Final Presentation ESTEC, March 7, 2001 20

Image sensor description

ADC

12.5 Msamples/s 10 bit ADC Radiation-soft version used on ibis 4 & ... Radiation tolerant layout

Size has increased slightly due to radiation tolerant design

slide-21
SLIDE 21

OISL Final Presentation ESTEC, March 7, 2001 21

Image sensor description

Fabrication

Fabrication at ALCATEL Micro-Electronics as prototype run

2 wafers + 2 wafers for digital sun sensor project 54 devices per wafer

Process:

Alcatel Microelectronics 0.5 µm analogue-signal CMOS, 5 µm epi-layer Analogue cores: full-custom, manual layout I/O pads and power pads: manual layout

slide-22
SLIDE 22

OISL Final Presentation ESTEC, March 7, 2001 22

Electro-optical specifications

Parameter Specification Spectral range 400 – 1000 nm Quantum Efficiency x Fill Factor

  • Max. 35%

Full Well capacity 311K electrons Linear range within + 1% 128K electrons Output signal swing 1.68 V Conversion gain 5.7 µV/e- kTC noise 76 e- Dynamic Range 74 dB (5000:1) Fixed Pattern Noise 1σ < 0.1% of full well Photo Response Non-uniformity at Qsat/2 Local: 1σ < 0.39% of signal Global: 1σ < 1.3% of signal Average dark current signal 4750 e- / s MTF Horizontal: 0.36 Vertical: 0.39 Anti-blooming capacity x 1000 to x 100 000 ADC 10 bit ADC linearity ± 3.5 counts Missing codes none ADC setup time 310 ns to error <1% (large signal) ADC delay time 125 ns Power Dissipation < 350 mW

slide-23
SLIDE 23

OISL Final Presentation ESTEC, March 7, 2001 23

Test & Measurement

Outline

Packaging, operation and bias conditions Electro-optical evaluation Radiation testing Functional testing of delivery samples

slide-24
SLIDE 24

OISL Final Presentation ESTEC, March 7, 2001 24

Test & Measurement

Packaging, Operation and Bias conditions

Package devices from one wafer in 84 pin J-lead with glass cover Operate one device in test system Establish bias conditions: voltage and timing, resulting in datasheet Verify bias conditions on 5 devices

slide-25
SLIDE 25

OISL Final Presentation ESTEC, March 7, 2001 25

Test & Measurement Electro-optical evaluation: overview

Measurement Test sample Spectral response On test structure on 3 samples Photo-voltaic response On 3 pixel on 3 devices each at different gain settings Pixel profile On 3 pixel on 3 devices in both horizontal and vertical direction Dark current On 5 pixels on 5 devices FPN On 50% of the pixels of 5 devices PRNU On 50% of the pixels of 5 devices Noise On 5 pixels on 5 devices Power On 5 devices Output amplifier DC response On 3 devices Output amplifier gain/phase diagram On 3 devices ADC minimum set-up time On 3 devices ADC missing codes On 3 devices ADC linearity On 3 devices

slide-26
SLIDE 26

OISL Final Presentation ESTEC, March 7, 2001 26

Test & Measurement

Spectral response and quantum efficiency

0,00E+00 5,00E-02 1,00E-01 1,50E-01 2,00E-01 2,50E-01 3,00E-01 3,50E-01 4,00E-01 400 500 600 700 800 900 1000 1100 QE 0.01 QE 0.05 QE 0.1 QE 0.2 QE 0.3 QE 0.4 QE 0.5 QE 0.6 QE 0.8 QE 0.7

slide-27
SLIDE 27

OISL Final Presentation ESTEC, March 7, 2001 27

Test & Measurement

Photo-voltaic response

Allows to calculate saturation charge, linear region and conversion factor.

slide-28
SLIDE 28

OISL Final Presentation ESTEC, March 7, 2001 28

Test & Measurement

Pixel profile

2 2.2 2.4 2.6 2.8 3 3.2 3.4 20 40 60 80 100 120 Scan distance knife-edge scan
  • 0.02
  • 0.01
0.01 0.02 0.03 0.04 0.05 0.06 0.07 Pixel profile 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 3.8 4 20 40 60 80 100 120 Scan distance Knife-edge output voltage
  • 0.01
0.01 0.02 0.03 0.04 0.05 0.06 Pixel profile

Horizont al Vertical

slide-29
SLIDE 29

OISL Final Presentation ESTEC, March 7, 2001 29

Test & Measurement

ADC set up time

ADC accuracy versus setup time

0.10% 1.00% 10.00% 100.00% 10 60 110 160 210 260 Setup time [ns] % of final value T10 Rising Edge T10 Falling Edge T9 Rising Edge T9 Falling Edge T5 Rising Edge T5 Falling Edge

slide-30
SLIDE 30

OISL Final Presentation ESTEC, March 7, 2001 30

Test & Measurement

Radiation testing

Pre- and post- irradiation tests:

Functional test Power consumption: functional and under DC bias Dark current on 5 pixels Fixed Pattern Noise (FPN) on 50% central area Photo Response Non Uniformity (PRNU) on 50% central area

Total dose irradiation (CO 60) of 10 samples with varying dose

Total dose: 230 Krad Dose rate: 5 Krad/hr DC bias, no clocking End

  • f

irradiation T0 + 46 hr 10 Krad S9, S10 T0 + 44 hr 20 Krad S7, S8 T0 + 42 hr 40 Krad S5, S6 T0 + 38 hr 110 Krad S3, S4 T0 + 24 hr. 230 Krad S1, S2 T0 Total dose Sample ID Approximate insertion time

slide-31
SLIDE 31

OISL Final Presentation ESTEC, March 7, 2001 31

Test & Measurement

Functional testing on wafer

High yield: 50% of the devices have less than 10 isolated defect pixels. Functional test on wafer:

At 50% uniform illumination Power consumption Average gray value and standard deviation Number of bad pixels (bright/dark) Number of bad pixels with bad neighbor (bright/dark) Number of bad columns/rows based upon average column/row value and upon standard deviation

Select 40 best devices Packaging in 84 J-lead package with glass window Visual inspection of images from packaged devices at 50% uniform illumination

slide-32
SLIDE 32

OISL Final Presentation ESTEC, March 7, 2001 32

Packaging

84-J-leaded package

Ceramic package (black alumina), gold leads Custom designed for Fillfactory to contain large- area image sensors

Position of die in package within known tolerances

Pin 1 Die alignment:± 10 µm Parallelism ± 10 µm Glass window: 1.0 Window adhesive: 0.08 ±0.02 Die: 0.508 ±0.01 adhesiv 0.08 ±0.02 Section A- A A A 0.508 ±0.051 0.508 ±0.051

Drawing not to scale

slide-33
SLIDE 33

OISL Final Presentation ESTEC, March 7, 2001 33

Demo system

Main demo system features:

Apply power, logic signals and DC bias to OISL image sensor for proper read-out at nominal or at reduced speed Control sensor properties:

Integration time (setting by line or by frame) Windowing Gain setting

Capture one frame in memory buffer at nominal read-out speed Transfer image to PC via printer port and display on PC screen Store image in different file formats:

nip (16 bit), PGM, BMP, tab-separated text

slide-34
SLIDE 34

OISL Final Presentation ESTEC, March 7, 2001 34

Continuation

Other projects, based upon OISL were started:

Application in ISLFE breadboard

Breadboard for optical link SIRA Electro-optics and Contraves

Low cost digital sun sensor

Funded By ESA 2 consortia:

» TNO-TPD, Sodern, Fillfactory: use OISL sensor as is » Officine Galileo: 1024 x 1024 format, 1 diode pixel (15 µm)

Atmospheric Chemistry Experiment (ACE)

Canadian Space Agency, ABB Bomem (Quebec) Sensor development funded by the Belgian government through Prodex 256 x 256, 4-diode pixel (25 µm), with black reference pixels Flight qualification, launch: July 2002

Interest from industry

Large pixel format Large area High uniformity

slide-35
SLIDE 35

OISL Final Presentation ESTEC, March 7, 2001 35

Conclusions

OISL is the first complete image sensor that was designed with the novel radiation-tolerant design technique. The design was successful: the device is operational and meets all predicted specifications except ADC speed.

Design target Comment 512 by 512, 25 µm pixel pitch By design Equal or better noise performance Better noise performance through better amplifier design Enhanced radiation tolerance Novel design technique successfully applied Enhanced ADC resolution 10 bit, radiation tolerant Improved MTF 4-diode pixel has very high MTF Improved Infra-red response Not improved over ASCoSS, but uncommitted Windowing Successful implementation of addressable shift registers

slide-36
SLIDE 36

OISL Final Presentation ESTEC, March 7, 2001 36

Demo

slide-37
SLIDE 37

OISL Final Presentation ESTEC, March 7, 2001 37

Demo